component

CD4040BPWR

Public Made by Adom

by adom

Texas Instruments Counters, Dividers, TSSOP-16. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd4040bpwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers cd4040bpwr: viewers · Ray 8d ago
cd4040bpwr-etched.glb Publish 0.1.0 · Ray 8d ago
cd4040bpwr-etched.step cd4040bpwr: factory component page (tier=mfr) · Ray 8d ago
cd4040bpwr-hero.glb cd4040bpwr: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
cd4040bpwr-hero.overlay.json Publish 0.1.0 · Ray 8d ago
cd4040bpwr.glb Publish 0.1.0 · Ray 8d ago
cd4040bpwr.kicad_mod Publish 0.1.0 · Ray 8d ago
cd4040bpwr.kicad_sym Publish 0.1.0 · Ray 8d ago
cd4040bpwr.lbr Publish 0.1.0 · Ray 8d ago
cd4040bpwr.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

CD4040BPWR

Texas Instruments · Counters, Dividers · TSSOP-16

CD4040BPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q12 output Buffered output of counter stage 12 (the most significant stage).
2 Q6 output Buffered output of counter stage 6.
3 Q5 output Buffered output of counter stage 5.
4 Q7 output Buffered output of counter stage 7.
5 Q4 output Buffered output of counter stage 4.
6 Q3 output Buffered output of counter stage 3.
7 Q2 output Buffered output of counter stage 2.
8 VSS power_in Ground (negative supply) terminal; all voltage ratings are referenced to VSS.
9 Q1 output Buffered output of counter stage 1 (the least significant stage).
10 φ input Input pulse (clock) line with Schmitt-trigger action, so rise and fall times are unlimited; the counter advances one count on each negative transition.
11 RESET input Common reset input; a high level resets the counter to its all-zeros state.
12 Q9 output Buffered output of counter stage 9.
13 Q8 output Buffered output of counter stage 8.
14 Q10 output Buffered output of counter stage 10.
15 Q11 output Buffered output of counter stage 11.
16 VDD power_in Positive supply terminal; recommended 3 V to 18 V over the full temperature range, absolute maximum -0.5 V to +20 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4040BPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: cd4040bpwr-etched.step / cd4040bpwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4040bpwr.step / cd4040bpwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 7317dfacb7c3e8db, retrieved 2026-10-20, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF