component
CBM708TAS8
Public Made by Adomby adom
Corebai Microelectronics Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
{
"slug": "cbm708tas8",
"version": "0.1.0",
"type": "component",
"description": "Corebai Microelectronics Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"cbm708tas8",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"cbm708tas8.kicad_sym",
"cbm708tas8.kicad_mod",
"cbm708tas8.glb",
"cbm708tas8.step",
"cbm708tas8.lbr",
"docs/hero.png",
"docs/cbm708tas8-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"cbm708tas8-hero.glb",
"cbm708tas8-hero.overlay.json",
"cbm708tas8-etched.glb"
],
"component": {
"mpn": "CBM708TAS8",
"manufacturer": "Corebai Microelectronics",
"package": "SOIC-8",
"pin_count": 8,
"category": "Power Management (PMIC)",
"subcategory": "Supervisor And Reset ICs",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588904476518727680",
"parts": {
"symbol": "cbm708tas8.kicad_sym",
"footprint": "cbm708tas8.kicad_mod",
"model_3d": "cbm708tas8-hero.glb",
"model_3d_plain": "cbm708tas8-etched.glb",
"model_3d_step": "cbm708tas8-etched.step",
"model_3d_step_plain": "cbm708tas8.step",
"lbr": "cbm708tas8.lbr"
},
"distributor_links": {
"lcsc": "C476246"
},
"distributor_check": {
"checked_at": "2026-10-19T00:01:08Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "MR",
"type": "input",
"description": "Manual reset input: when taken below 0.6 V a RESET/RESET pulse is generated, and the input is internally debounced with an internal 70 µA pull-up that holds it high when floating."
},
{
"number": "2",
"name": "VCC",
"type": "power_in",
"description": "Power supply input; place a 0.1 µF decoupling capacitor between the VCC and GND pins."
},
{
"number": "3",
"name": "GND",
"type": "power_in",
"description": "Ground reference for all signals (0 V)."
},
{
"number": "4",
"name": "PFI",
"type": "input",
"description": "Power fail input, the noninverting input to the power fail comparator; when PFI is below 1.25 V, PFO goes low, and if unused PFI must connect to GND."
},
{
"number": "5",
"name": "PFO",
"type": "output",
"description": "Power fail output from the power fail comparator, which goes low when PFI is less than 1.25 V."
},
{
"number": "6",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "7",
"name": "RESET",
"type": "output",
"description": "Active-low logic output that goes low for 200 ms when triggered by VCC below the reset threshold or a low on MR, stays low while VCC is below threshold, and remains low 200 ms after VCC rises above threshold or MR goes high; a watchdog timeout does not trigger it unless WDO is connected to MR."
},
{
"number": "8",
"name": "RESET",
"type": "output",
"description": "Active-high logic output for systems using active-high reset logic; it is the inverse of RESET."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The overbars on MR, RESET and RESET are lost in the text extraction. Names are shown here as printed; The pinout is taken from Table 4 (CBM708R/CBM708S/CBM708T), page 7. The CBM708TAS8 is an SOIC-8 part; The ordering table on page 19 is garbled in extraction (for example, a CBM708TMS8 row sits under the"
],
"pages_sent": 19,
"cost_usd": 0.0685,
"at": "2026-10-18T23:58:56"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588904476518727680",
"pages": 19,
"sha256": "9a448ecfa70d44be",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "cbm708tas8.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "cbm708tas8-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
4.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "d51bb4afa5327a64a7c51902a4c9edf542127f9ce795916042e668f823812af4",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}