main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers cav24c64we-gt3: viewers · Ray
cav24c64we-gt3-etched.glb cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
cav24c64we-gt3-etched.step cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
cav24c64we-gt3-hero.glb cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
cav24c64we-gt3-hero.overlay.json cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
cav24c64we-gt3.glb Publish 0.1.0 · Ray
cav24c64we-gt3.kicad_mod Publish 0.1.0 · Ray
cav24c64we-gt3.kicad_sym Publish 0.1.0 · Ray
cav24c64we-gt3.lbr Publish 0.1.0 · Ray
cav24c64we-gt3.step Publish 0.1.0 · Ray
package.json cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
page.json cav24c64we-gt3: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray
README.md Publish 0.1.0 · Ray

CAV24C64WE-GT3

onsemi · EEPROM · SOIC-8

CAV24C64WE-GT3 from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device address input, hard-wired HIGH or LOW to set the address that the Slave address bits must match; pulled LOW internally when left floating, allowing up to eight devices on one bus.
2 A1 input Device address input, hard-wired HIGH or LOW to set the address that the Slave address bits must match; pulled LOW internally when left floating, allowing up to eight devices on one bus.
3 A2 input Device address input, hard-wired HIGH or LOW to set the address that the Slave address bits must match; pulled LOW internally when left floating, allowing up to eight devices on one bus.
4 VSS power_in Ground reference for the device.
5 SDA bidirectional Serial data I/O that accepts input data and delivers output data; open drain in transmit mode, sampled on the SCL rising edge and driven on the SCL falling edge, and connected to VCC through a pull-up resistor.
6 SCL input Serial clock input that accepts the clock signal generated by the Master.
7 WP input Write Protect input; when pulled HIGH it inhibits all write operations, and it is pulled LOW internally when left floating.
8 VCC power_in Power supply, 2.5 V to 5.5 V (1.8 V to 5.5 V for CAV24C64C4CTR); the device powers up into Standby after VCC exceeds the POR trigger level.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: CAV24C64WE-GT3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: cav24c64we-gt3-etched.step / cav24c64we-gt3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cav24c64we-gt3.step / cav24c64we-gt3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 2e595ab825b6a356, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF