← Commit history

ca3140amz96: factory component page (tier=mfr)

Ray ·39d9ef87fb · ·parent d3f0304
4 files changed +30−27
README.md+8−8
@@ -8,14 +8,14 @@ CA3140AMZ96 from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted fro  | Pin | Name | Type | Function | |---|---|---|---|-| 1 | OFFSET_NULL | passive | Offset-null terminal. Connect a 10kΩ potentiometer between pins 1 and 5 with the wiper returned to pin 4 (V-) to trim the input offset voltage to zero. May also be used with pin 8 for supplementary Miller-effect compensation (extra roll-off). |-| 2 | INV_INPUT | input | Inverting input (−) of the op-amp. High-impedance PMOS-FET gate, ZIN≈1.5TΩ, input current ≈10pA at ±15V. Do not exceed ±8V differential input voltage; use a series limiting resistor if input can be driven below V-. |-| 3 | NON_INV_INPUT | input | Non-inverting input (+) of the op-amp. High-impedance PMOS-FET gate; common-mode input range extends from about 0.5V below V- up to (V+ − 2V). Same absolute-max input-current limit of 1mA applies. |-| 4 | V- | power_in | Negative supply rail (or ground in single-supply operation). Total supply V+ to V- may range from 4V to 36V absolute maximum. Also serves as the reference return for offset-null and strobe circuits. |-| 5 | OFFSET_NULL | passive | Second offset-null terminal. Paired with pin 1 via a 10kΩ trim-pot whose wiper returns to pin 4 (V-) to null the input offset voltage. |-| 6 | OUTPUT | output | Op-amp output. Class-AB bipolar stage; VOM+ typ +13V, VOM- typ −14.4V at RL=2kΩ and ±15V supply. Short-circuit protected to either supply rail; source ≈40mA, sink ≈18mA. |-| 7 | V+ | power_in | Positive supply rail. Operates from 4V (single supply) to ±18V (dual supply); absolute-max V+ to V- is 36V. Typical total supply current I+ ≈ 4mA. |-| 8 | STROBE | input | Strobe / output-disable terminal. When tied to V- (pin 4) by mechanical or electrical means, the output at pin 6 swings low to approximately V- potential (sinks ~220µA from pin 8 to pin 4). Can also be used with pin 1 for external Miller-effect roll-off compensation. |+| 1 | OFFSET_NULL | passive | Offset-null adjust terminal. Connect a potentiometer (typ ~18kΩ for CA3140A) between pins 1 and 5 with the wiper to V- (pin 4) to trim the input offset voltage to zero. |+| 2 | INV_INPUT | input | Inverting input (-) of the op-amp. High-impedance PMOS gate; input impedance ~1.5TΩ, input current ~10pA (typ, ±15V supply). Absolute input voltage limited to (V+ +8V) to (V- -0.5V). |+| 3 | NON-INV_INPUT | input | Non-inverting input (+) of the op-amp. High-impedance PMOS gate; common-mode range extends from ~V- -0.5V up to ~V+ -1.5V at ±15V (typ -15.5V to +12.5V). |+| 4 | V- | power_in | Negative supply rail (or ground in single-supply operation). Total supply voltage V+ to V- must not exceed 36V. Serves as the reference to which the output can swing to within ~0.13V in single-supply use. |+| 5 | OFFSET_NULL | passive | Second offset-null adjust terminal. Used with pin 1 and a potentiometer whose wiper returns to V- (pin 4) to trim V_IO. May alternatively be used with pin 4 for offset adjustment. |+| 6 | OUTPUT | output | Bipolar op-amp output. Short-circuit protected to either supply rail. Typical output swing +13V/-14.4V at ±15V into 2kΩ; source/sink short-circuit currents ~40mA/18mA. |+| 7 | V+ | power_in | Positive supply rail. Operating supply range 4V to 36V (single or dual). Typical supply current 4mA at ±15V (6mA max). |+| 8 | STROBE | input | Strobe/output-disable terminal. Sinking ~220µA from pin 8 to pin 4 (V-) forces the output to swing low, allowing the amplifier to be gated off. Also provides an access point for adding an external compensation capacitor if additional frequency roll-off is desired. |  ## Key specifications 
ca3140amz96.kicad_sym+1−1
@@ -17,7 +17,7 @@       (number "2" (effects (font (size 1.27 1.27))))     )     (pin input line (at -17.78 -2.54 0) (length 5.08)-      (name "NON_INV_INPUT" (effects (font (size 1.27 1.27))))+      (name "NON-INV_INPUT" (effects (font (size 1.27 1.27))))       (number "3" (effects (font (size 1.27 1.27))))     )     (pin power_in line (at -17.78 -5.08 0) (length 5.08)
ca3140amz96.lbr+11−5
@@ -50,7 +50,7 @@ <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/> </layers> <library>-<description></description>+<description>RENESAS Operational Amplifier, SOIC-8</description> <packages> <package name="SOIC-8_3.9x4.9mm_P1.27mm">   <description>SOIC-8, 3.9 x 4.9 mm, 1.27 mm pitch</description>@@ -86,6 +86,7 @@ </packages> <symbols> <symbol name="CA3140AMZ96">+  <description>RENESAS Operational Amplifier, SOIC-8</description>   <wire x1="-12.7" y1="5.08" x2="12.7" y2="5.08" width="0.254" layer="94"/>   <wire x1="12.7" y1="5.08" x2="12.7" y2="-7.62" width="0.254" layer="94"/>   <wire x1="12.7" y1="-7.62" x2="-12.7" y2="-7.62" width="0.254" layer="94"/>@@ -94,7 +95,7 @@   <text x="0.0000" y="-10.1600" size="1.27" layer="96" align="center">&gt;VALUE</text>   <pin name="OFFSET_NULL" x="-17.78" y="2.54" length="middle" direction="pas"/>   <pin name="INV_INPUT" x="-17.78" y="0" length="middle" direction="in"/>-  <pin name="NON_INV_INPUT" x="-17.78" y="-2.54" length="middle" direction="in"/>+  <pin name="NON-INV_INPUT" x="-17.78" y="-2.54" length="middle" direction="in"/>   <pin name="V-" x="-17.78" y="-5.08" length="middle" direction="pwr"/>   <pin name="STROBE" x="17.78" y="2.54" length="middle" direction="in" rot="R180"/>   <pin name="V+" x="17.78" y="0" length="middle" direction="pwr" rot="R180"/>@@ -104,7 +105,7 @@ </symbols> <devicesets> <deviceset name="CA3140AMZ96" prefix="U">-  <description></description>+  <description>RENESAS Operational Amplifier, SOIC-8</description>   <gates>     <gate name="G$1" symbol="CA3140AMZ96" x="0" y="0"/>   </gates>@@ -113,14 +114,19 @@       <connects>         <connect gate="G$1" pin="OFFSET_NULL" pad="1"/>         <connect gate="G$1" pin="INV_INPUT" pad="2"/>-        <connect gate="G$1" pin="NON_INV_INPUT" pad="3"/>+        <connect gate="G$1" pin="NON-INV_INPUT" pad="3"/>         <connect gate="G$1" pin="V-" pad="4"/>         <connect gate="G$1" pin="STROBE" pad="8"/>         <connect gate="G$1" pin="V+" pad="7"/>         <connect gate="G$1" pin="OUTPUT" pad="6"/>         <connect gate="G$1" pin="OFFSET_NULL@2" pad="5"/>       </connects>-      <technologies><technology name=""/></technologies>+      <technologies>+        <technology name="">+          <attribute name="MPN" value="CA3140AMZ96" constant="no"/>+          <attribute name="MANUFACTURER" value="RENESAS" constant="no"/>+        </technology>+      </technologies>     </device>   </devices> </deviceset>
page.json+10−13
@@ -32,49 +32,49 @@         "number": "1",         "name": "OFFSET_NULL",         "type": "passive",-        "description": "Offset-null terminal. Connect a 10kΩ potentiometer between pins 1 and 5 with the wiper returned to pin 4 (V-) to trim the input offset voltage to zero. May also be used with pin 8 for supplementary Miller-effect compensation (extra roll-off)."+        "description": "Offset-null adjust terminal. Connect a potentiometer (typ ~18k\u03a9 for CA3140A) between pins 1 and 5 with the wiper to V- (pin 4) to trim the input offset voltage to zero."       },       {         "number": "2",         "name": "INV_INPUT",         "type": "input",-        "description": "Inverting input (−) of the op-amp. High-impedance PMOS-FET gate, ZIN≈1.5TΩ, input current ≈10pA at ±15V. Do not exceed ±8V differential input voltage; use a series limiting resistor if input can be driven below V-."+        "description": "Inverting input (-) of the op-amp. High-impedance PMOS gate; input impedance ~1.5T\u03a9, input current ~10pA (typ, \u00b115V supply). Absolute input voltage limited to (V+ +8V) to (V- -0.5V)."       },       {         "number": "3",-        "name": "NON_INV_INPUT",+        "name": "NON-INV_INPUT",         "type": "input",-        "description": "Non-inverting input (+) of the op-amp. High-impedance PMOS-FET gate; common-mode input range extends from about 0.5V below V- up to (V+ − 2V). Same absolute-max input-current limit of 1mA applies."+        "description": "Non-inverting input (+) of the op-amp. High-impedance PMOS gate; common-mode range extends from ~V- -0.5V up to ~V+ -1.5V at \u00b115V (typ -15.5V to +12.5V)."       },       {         "number": "4",         "name": "V-",         "type": "power_in",-        "description": "Negative supply rail (or ground in single-supply operation). Total supply V+ to V- may range from 4V to 36V absolute maximum. Also serves as the reference return for offset-null and strobe circuits."+        "description": "Negative supply rail (or ground in single-supply operation). Total supply voltage V+ to V- must not exceed 36V. Serves as the reference to which the output can swing to within ~0.13V in single-supply use."       },       {         "number": "5",         "name": "OFFSET_NULL",         "type": "passive",-        "description": "Second offset-null terminal. Paired with pin 1 via a 10kΩ trim-pot whose wiper returns to pin 4 (V-) to null the input offset voltage."+        "description": "Second offset-null adjust terminal. Used with pin 1 and a potentiometer whose wiper returns to V- (pin 4) to trim V_IO. May alternatively be used with pin 4 for offset adjustment."       },       {         "number": "6",         "name": "OUTPUT",         "type": "output",-        "description": "Op-amp output. Class-AB bipolar stage; VOM+ typ +13V, VOM- typ −14.4V at RL=2kΩ and ±15V supply. Short-circuit protected to either supply rail; source ≈40mA, sink ≈18mA."+        "description": "Bipolar op-amp output. Short-circuit protected to either supply rail. Typical output swing +13V/-14.4V at \u00b115V into 2k\u03a9; source/sink short-circuit currents ~40mA/18mA."       },       {         "number": "7",         "name": "V+",         "type": "power_in",-        "description": "Positive supply rail. Operates from 4V (single supply) to ±18V (dual supply); absolute-max V+ to V- is 36V. Typical total supply current I+ ≈ 4mA."+        "description": "Positive supply rail. Operating supply range 4V to 36V (single or dual). Typical supply current 4mA at \u00b115V (6mA max)."       },       {         "number": "8",         "name": "STROBE",         "type": "input",-        "description": "Strobe / output-disable terminal. When tied to V- (pin 4) by mechanical or electrical means, the output at pin 6 swings low to approximately V- potential (sinks ~220µA from pin 8 to pin 4). Can also be used with pin 1 for external Miller-effect roll-off compensation."+        "description": "Strobe/output-disable terminal. Sinking ~220\u00b5A from pin 8 to pin 4 (V-) forces the output to swing low, allowing the amplifier to be gated off. Also provides an access point for adding an external compensation capacitor if additional frequency roll-off is desired."       }     ],     "provenance": {@@ -138,8 +138,5 @@     "docs/ca3140amz96-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": {-    "public": true-  }+  ] }\ No newline at end of file