component
CA-IS3642HW
Public Made by Adomby adom
Chipanalog Pre-ordered Chips, SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
9a47081
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288
{
"slug": "ca-is3642hw",
"version": "0.1.0",
"type": "component",
"description": "Chipanalog Pre-ordered Chips, SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"interface ics",
"ca-is3642hw",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ca-is3642hw.kicad_sym",
"ca-is3642hw.kicad_mod",
"ca-is3642hw.glb",
"ca-is3642hw.step",
"ca-is3642hw.lbr",
"docs/hero.png",
"docs/ca-is3642hw-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ca-is3642hw-hero.glb",
"ca-is3642hw-hero.overlay.json",
"ca-is3642hw-etched.glb"
],
"component": {
"mpn": "CA-IS3642HW",
"manufacturer": "Chipanalog",
"package": "SOIC-16-300mil",
"pin_count": 16,
"category": "Interface ICs",
"subcategory": "Pre-ordered Chips",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/375e7af9944ccc5ee2f69a2713f078fb.pdf",
"parts": {
"symbol": "ca-is3642hw.kicad_sym",
"footprint": "ca-is3642hw.kicad_mod",
"model_3d": "ca-is3642hw-hero.glb",
"model_3d_plain": "ca-is3642hw-etched.glb",
"model_3d_step": "ca-is3642hw-etched.step",
"model_3d_step_plain": "ca-is3642hw.step",
"lbr": "ca-is3642hw.lbr"
},
"distributor_links": {
"lcsc": "C2890053"
},
"distributor_check": {
"checked_at": "2026-11-12T07:50:19Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "VDD",
"type": "power_in",
"description": "A-side supply voltage, specified at 3 V to 5.5 V recommended with an absolute maximum of 6.0 V."
},
{
"number": "2",
"name": "GNDA",
"type": "power_in",
"description": "A-side ground reference point."
},
{
"number": "3",
"name": "VI1",
"type": "input",
"description": "A-side logic input of forward channel 1 for CA-IS3642; VIH minimum 2.0 V and VIL maximum 0.8 V."
},
{
"number": "4",
"name": "VI2",
"type": "input",
"description": "A-side logic input of forward channel 2 for CA-IS3642; VIH minimum 2.0 V and VIL maximum 0.8 V."
},
{
"number": "5",
"name": "VO3",
"type": "output",
"description": "A-side logic output of reverse channel 3 for CA-IS3642 (data received from the B side)."
},
{
"number": "6",
"name": "VO4",
"type": "output",
"description": "A-side logic output of reverse channel 4 for CA-IS3642 (data received from the B side)."
},
{
"number": "7",
"name": "NC",
"type": "unconnected",
"description": "No internal connection; it may float, be tied to VDD, or be tied to GND."
},
{
"number": "8",
"name": "GNDA",
"type": "power_in",
"description": "A-side ground reference point."
},
{
"number": "9",
"name": "GNDB",
"type": "power_in",
"description": "B-side ground reference point."
},
{
"number": "10",
"name": "SEL",
"type": "input",
"description": "VISO output-voltage select: tie to VISO for 5 V, or to GNDB or leave floating for 3.3 V; the pin has a weak internal pull-down and a direct connection to GNDB is recommended in noisy systems."
},
{
"number": "11",
"name": "VI4",
"type": "input",
"description": "B-side logic input of reverse channel 4 for CA-IS3642; VIH minimum 2.0 V and VIL maximum 0.8 V."
},
{
"number": "12",
"name": "VI3",
"type": "input",
"description": "B-side logic input of reverse channel 3 for CA-IS3642; VIH minimum 2.0 V and VIL maximum 0.8 V."
},
{
"number": "13",
"name": "VO2",
"type": "output",
"description": "B-side logic output of forward channel 2 for CA-IS3642 (data received from the A side)."
},
{
"number": "14",
"name": "VO1",
"type": "output",
"description": "B-side logic output of forward channel 1 for CA-IS3642 (data received from the A side)."
},
{
"number": "15",
"name": "GNDB",
"type": "power_in",
"description": "B-side ground reference point."
},
{
"number": "16",
"name": "VISO",
"type": "power_out",
"description": "Isolated B-side output voltage, 5.0 V or 3.3 V as selected by the SEL pin, rated 5000 VRMS isolation."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin-to-function mapping for CA-IS3642 was derived from Table 7-2 (page 5) because the top-view diagr; Datasheet pin 3, 4, 5, 6, 11, 12, 13 and 14 are shared between CA-IS364x variants (e.g. 'VI1/VO1'); ; Pin 7 is labelled NC1 in the datasheet table and pin 10 is labelled SEL with a footnote; pin 16 VISO"
],
"pages_sent": 31,
"cost_usd": 0.0089,
"at": "2026-11-12T07:50:12"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/375e7af9944ccc5ee2f69a2713f078fb.pdf",
"pages": 31,
"sha256": "426f9d6fab8911c4",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ca-is3642hw.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
10.3,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "159663ceb2b4996b1b89d3111e4a355fc27de3e24d3570f50e5ed9086e0d73af",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ca-is3642hw-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
10.3,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "82eec6316a37780a410a53fdaa6f6f25321ccf75dd43c98963ea5eee819c1925",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "SOIC16-WB (W)",
"source_page": 28,
"D": {
"nom_mm": 10.3,
"range_mm": [
10.2,
10.4
]
},
"E1": {
"nom_mm": 7.5,
"range_mm": [
7.4,
7.6
]
},
"E": {
"nom_mm": 10.3,
"range_mm": [
10.1,
10.5
]
},
"e": {
"nom_mm": 1.27,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 2.65,
"range_mm": [
null,
2.65
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "ca-is3642hw.step",
"verdict": "PASS",
"reasons": [
"height and body within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
}
}