component
ATSAM3U2CA-AU
Public Made by Adomby adom
Microchip Tech MICROCHIP, LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748
{
"slug": "atsam3u2ca-au",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech MICROCHIP, LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"atsam3u2ca-au",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"atsam3u2ca-au.kicad_sym",
"atsam3u2ca-au.kicad_mod",
"atsam3u2ca-au.glb",
"atsam3u2ca-au.step",
"atsam3u2ca-au.lbr",
"docs/hero.png",
"docs/atsam3u2ca-au-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"atsam3u2ca-au-hero.glb",
"atsam3u2ca-au-hero.overlay.json",
"atsam3u2ca-au-etched.glb"
],
"component": {
"mpn": "ATSAM3U2CA-AU",
"manufacturer": "Microchip Tech",
"package": "LQFP-100(14x14)",
"pin_count": 100,
"category": "Embedded Processors & Controllers",
"subcategory": "MICROCHIP",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/a5a6641ed9f7c973a21ba0c342b7d4e4.pdf",
"parts": {
"symbol": "atsam3u2ca-au.kicad_sym",
"footprint": "atsam3u2ca-au.kicad_mod",
"model_3d": "atsam3u2ca-au-hero.glb",
"model_3d_plain": "atsam3u2ca-au-etched.glb",
"model_3d_step": "atsam3u2ca-au-etched.step",
"model_3d_step_plain": "atsam3u2ca-au.step",
"lbr": "atsam3u2ca-au.lbr"
},
"distributor_links": {
"lcsc": "C81839",
"digikey": "ATSAM3U2CA-AU-ND",
"mouser": "556-ATSAM3U2CA-AU"
},
"distributor_check": {
"checked_at": "2026-10-29T01:08:54Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "ATSAM3U2CA-AU-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "556-ATSAM3U2CA-AU",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "VDDANA",
"type": "power_in",
"description": "Powers the ADC cells with a voltage range of 2.0-3.6 V."
},
{
"number": "2",
"name": "ADVREF",
"type": "passive",
"description": "Voltage reference for the 10-bit ADC; conversions extend from 0 V to ADVREF."
},
{
"number": "3",
"name": "GNDANA",
"type": "power_in",
"description": "Separate ground pin for the ADC supply domain (VDDANA)."
},
{
"number": "4",
"name": "AD12BVREF",
"type": "passive",
"description": "Voltage reference for the 12-bit ADC; conversions extend from 0 V to AD12BVREF."
},
{
"number": "5",
"name": "PA22/PGMD14",
"type": "bidirectional",
"description": "PIOA line 22 multiplexed with the PGMD14 parallel programming data function; listed as an ADC input pin in the errata."
},
{
"number": "6",
"name": "PA30",
"type": "bidirectional",
"description": "PIOA line 30, listed as an ADC input pin in the errata; Table 35-4 maps TIOA2 of TC0 to this pin (peripheral B)."
},
{
"number": "7",
"name": "PB3",
"type": "bidirectional",
"description": "PIOB line 3, listed as an ADC input pin in the errata."
},
{
"number": "8",
"name": "PB4",
"type": "bidirectional",
"description": "PIOB line 4, listed as an ADC input pin in the errata; Table 35-4 maps TCLK1 of TC0 to this pin."
},
{
"number": "9",
"name": "VDDCORE",
"type": "power_in",
"description": "Powers the core, embedded memories and peripherals with a voltage range of 1.62-1.95 V."
},
{
"number": "10",
"name": "PA13/PGMD5",
"type": "bidirectional",
"description": "PIOA line 13 used as SPI MISO (peripheral A) per Table 31-2, also PGMD5 programming data."
},
{
"number": "11",
"name": "PA14/PGMD6",
"type": "bidirectional",
"description": "PIOA line 14 used as SPI MOSI (peripheral A) per Table 31-2, also PGMD6 programming data."
},
{
"number": "12",
"name": "PA15/PGMD7",
"type": "bidirectional",
"description": "PIOA line 15 used as SPI SPCK (peripheral A) per Table 31-2, also PGMD7 programming data."
},
{
"number": "13",
"name": "PA16/PGMD8",
"type": "bidirectional",
"description": "PIOA line 16 used as SPI NPCS0 (peripheral A) per Table 31-2, also PGMD8 programming data."
},
{
"number": "14",
"name": "PA17/PGMD9",
"type": "bidirectional",
"description": "PIOA line 17 with PGMD9 parallel programming data function."
},
{
"number": "15",
"name": "PB16",
"type": "bidirectional",
"description": "PIOB line 16 general-purpose I/O."
},
{
"number": "16",
"name": "PB15",
"type": "bidirectional",
"description": "PIOB line 15 general-purpose I/O."
},
{
"number": "17",
"name": "PA18/PGMD10",
"type": "bidirectional",
"description": "PIOA line 18 with PGMD10 parallel programming data function."
},
{
"number": "18",
"name": "PA19/PGMD11",
"type": "bidirectional",
"description": "PIOA line 19 used as SPI NPCS3 (peripheral B) per Table 31-2, also PGMD11 programming data."
},
{
"number": "19",
"name": "PA20/PGMD12",
"type": "bidirectional",
"description": "PIOA line 20 with PGMD12 parallel programming data function."
},
{
"number": "20",
"name": "PA21/PGMD13",
"type": "bidirectional",
"description": "PIOA line 21 with PGMD13 parallel programming data function."
},
{
"number": "21",
"name": "PA23/PGMD15",
"type": "bidirectional",
"description": "PIOA line 23 with PGMD15 parallel programming data function."
},
{
"number": "22",
"name": "VDDIO",
"type": "power_in",
"description": "Powers the peripheral I/O lines with a voltage range of 1.62-3.6 V."
},
{
"number": "23",
"name": "PA24",
"type": "bidirectional",
"description": "PIOA line 24 used as TWD1 (peripheral A) per Table 32-4."
},
{
"number": "24",
"name": "PA25",
"type": "bidirectional",
"description": "PIOA line 25 used as TWCK1 (peripheral A) per Table 32-4."
},
{
"number": "25",
"name": "PA26",
"type": "bidirectional",
"description": "PIOA line 26 used as SSC TD (peripheral A) per Table 30-2 and TC0 TCLK2 (peripheral B) per Table 35-4."
},
{
"number": "26",
"name": "PA0/PGMNCMD",
"type": "bidirectional",
"description": "PIOA line 0 used as TC0 TIOB0 (peripheral A), SPI NPCS1 (peripheral B), and PGMNCMD programming command."
},
{
"number": "27",
"name": "PA1/PGMRDY",
"type": "bidirectional",
"description": "PIOA line 1 used as TC0 TIOA0 (peripheral A), SPI NPCS2 (peripheral B), and PGMRDY programming status."
},
{
"number": "28",
"name": "PA2/PGMNOE",
"type": "bidirectional",
"description": "PIOA line 2 used as TC0 TCLK0 (peripheral A), ADC12B trigger AD12BTRG (peripheral B), and PGMNOE programming control."
},
{
"number": "29",
"name": "PA3/PGMNVALID",
"type": "bidirectional",
"description": "PIOA line 3 used as HSMCI MCCK (peripheral A) per Table 36-2, also PGMNVALID programming control."
},
{
"number": "30",
"name": "PA4/PGMM0",
"type": "bidirectional",
"description": "PIOA line 4 used as HSMCI MCCDA (peripheral A) per Table 36-2, also PGMM0 programming mode."
},
{
"number": "31",
"name": "PA5/PGMM1",
"type": "bidirectional",
"description": "PIOA line 5 used as HSMCI MCDA0 (peripheral A) per Table 36-2, also PGMM1 programming mode."
},
{
"number": "32",
"name": "PA6/PGMM2",
"type": "bidirectional",
"description": "PIOA line 6 used as HSMCI MCDA1 (peripheral A) per Table 36-2, also PGMM2 programming mode."
},
{
"number": "33",
"name": "PA7/PGMM3",
"type": "bidirectional",
"description": "PIOA line 7 used as HSMCI MCDA2 (peripheral A) per Table 36-2, also PGMM3 programming mode."
},
{
"number": "34",
"name": "VDDCORE",
"type": "power_in",
"description": "Powers the core, embedded memories and peripherals with a voltage range of 1.62-1.95 V."
},
{
"number": "35",
"name": "GND",
"type": "power_in",
"description": "Ground shared by the VDDCORE and VDDIO supply domains."
},
{
"number": "36",
"name": "VDDIO",
"type": "power_in",
"description": "Powers the peripheral I/O lines with a voltage range of 1.62-3.6 V."
},
{
"number": "37",
"name": "PA8/PGMD0",
"type": "bidirectional",
"description": "PIOA line 8 used as HSMCI MCDA3 (peripheral A) per Table 36-2, also PGMD0 programming data."
},
{
"number": "38",
"name": "PA9/PGMD1",
"type": "bidirectional",
"description": "PIOA line 9 used as TWD0 (peripheral A) per Table 32-4, also PGMD1 programming data."
},
{
"number": "39",
"name": "PA10/PGMD2",
"type": "bidirectional",
"description": "PIOA line 10 used as TWCK0 (peripheral A) per Table 32-4, also PGMD2 programming data."
},
{
"number": "40",
"name": "PA11/PGMD3",
"type": "bidirectional",
"description": "PIOA line 11 used as UART URXD (peripheral A) per Table 33-2, also PGMD3 programming data."
},
{
"number": "41",
"name": "PA12/PGMD4",
"type": "bidirectional",
"description": "PIOA line 12 used as UART UTXD (peripheral A) per Table 33-2, also PGMD4 programming data."
},
{
"number": "42",
"name": "FWUP",
"type": "input",
"description": "Fast wake-up input feeding a falling edge detector; must be high together with NRST, NRSTB and JTAGSEL to enable boundary scan during power-up."
},
{
"number": "43",
"name": "ERASE",
"type": "input",
"description": "Flash erase pin; the datasheet references it for reprogramming Flash content (Section 6.7) but the detailed behaviour is not in the extracted text."
},
{
"number": "44",
"name": "TST",
"type": "input",
"description": "Test select pin: low at power-up selects normal operation, high selects test or FFPI mode, and it has an internal pull-down of about 15 kΩ."
},
{
"number": "45",
"name": "VDDBU",
"type": "power_in",
"description": "Powers the slow clock oscillator and part of the System Controller with a voltage range of 1.62-3.6 V; it must be supplied before or at the same time as VDDIO and VDDCORE."
},
{
"number": "46",
"name": "GNDBU",
"type": "power_in",
"description": "Separate ground pin for the VDDBU backup supply domain."
},
{
"number": "47",
"name": "NRSTB",
"type": "input",
"description": "Reset input that, together with FWUP, NRST and JTAGSEL high while TST is low, enables IEEE 1149.1 boundary scan during power-up."
},
{
"number": "48",
"name": "JTAGSEL",
"type": "input",
"description": "JTAG selection input: when low, SW-DP or JTAG-DP mode is selected, and a chip reset must follow any change of its state."
},
{
"number": "49",
"name": "XOUT32",
"type": "output",
"description": "Output of the 32.768 kHz crystal oscillator; left unconnected if the crystal oscillator is not used."
},
{
"number": "50",
"name": "XIN32",
"type": "input",
"description": "Input of the 32.768 kHz crystal oscillator, which can also be driven by an external clock when OSCBYPASS is set."
},
{
"number": "51",
"name": "TDI",
"type": "input",
"description": "JTAG Test Data In input."
},
{
"number": "52",
"name": "VDDOUT",
"type": "power_out",
"description": "Output of the embedded 1.8 V voltage regulator."
},
{
"number": "53",
"name": "VDDIN",
"type": "power_in",
"description": "Supply input that powers the voltage regulator."
},
{
"number": "54",
"name": "TDO/TRACESWO",
"type": "output",
"description": "JTAG Test Data Out, or asynchronous trace output TRACESWO in SWD mode; it is in input mode outside debug and needs an external 100 kΩ pull-up."
},
{
"number": "55",
"name": "TMS/SWDIO",
"type": "bidirectional",
"description": "JTAG Test Mode Select, or SWDIO serial wire data input/output in SWD mode."
},
{
"number": "56",
"name": "TCK/SWCLK",
"type": "input",
"description": "JTAG Test Clock, or SWCLK serial wire clock in SWD mode."
},
{
"number": "57",
"name": "NRST",
"type": "bidirectional",
"description": "Microcontroller reset, active low, configured as input/output."
},
{
"number": "58",
"name": "PB24",
"type": "bidirectional",
"description": "PIOB line 24 general-purpose I/O."
},
{
"number": "59",
"name": "VDDCORE",
"type": "power_in",
"description": "Powers the core, embedded memories and peripherals with a voltage range of 1.62-1.95 V."
},
{
"number": "60",
"name": "VDDIO",
"type": "power_in",
"description": "Powers the peripheral I/O lines with a voltage range of 1.62-3.6 V."
},
{
"number": "61",
"name": "GND",
"type": "power_in",
"description": "Ground shared by the VDDCORE and VDDIO supply domains."
},
{
"number": "62",
"name": "PB23",
"type": "bidirectional",
"description": "PIOB line 23 general-purpose I/O."
},
{
"number": "63",
"name": "PB22",
"type": "bidirectional",
"description": "PIOB line 22 general-purpose I/O."
},
{
"number": "64",
"name": "PB21",
"type": "bidirectional",
"description": "PIOB line 21 general-purpose I/O."
},
{
"number": "65",
"name": "PB20",
"type": "bidirectional",
"description": "PIOB line 20 general-purpose I/O."
},
{
"number": "66",
"name": "PB19",
"type": "bidirectional",
"description": "PIOB line 19 general-purpose I/O."
},
{
"number": "67",
"name": "PB18",
"type": "bidirectional",
"description": "PIOB line 18 general-purpose I/O."
},
{
"number": "68",
"name": "PB17",
"type": "bidirectional",
"description": "PIOB line 17 general-purpose I/O."
},
{
"number": "69",
"name": "PB14",
"type": "bidirectional",
"description": "PIOB line 14 general-purpose I/O."
},
{
"number": "70",
"name": "PB10",
"type": "bidirectional",
"description": "PIOB line 10 general-purpose I/O."
},
{
"number": "71",
"name": "PB9",
"type": "bidirectional",
"description": "PIOB line 9 general-purpose I/O."
},
{
"number": "72",
"name": "GNDPLL",
"type": "power_in",
"description": "Separate ground for PLL A, UPLL and the 3-20 MHz oscillator."
},
{
"number": "73",
"name": "VDDPLL",
"type": "power_in",
"description": "Powers PLL A, UPLL and the 3-20 MHz oscillator with a voltage range of 1.62-1.95 V."
},
{
"number": "74",
"name": "XOUT",
"type": "output",
"description": "Output of the 3-20 MHz crystal oscillator."
},
{
"number": "75",
"name": "XIN",
"type": "input",
"description": "Input of the 3-20 MHz crystal oscillator."
},
{
"number": "76",
"name": "DHSDP",
"type": "bidirectional",
"description": "High Speed USB Device Port differential data plus line of the embedded transceiver."
},
{
"number": "77",
"name": "DHSDM",
"type": "bidirectional",
"description": "High Speed USB Device Port differential data minus line of the embedded transceiver."
},
{
"number": "78",
"name": "VBG",
"type": "passive",
"description": "Bandgap voltage pin; the provided text gives no further electrical limits for it."
},
{
"number": "79",
"name": "VDDUTMI",
"type": "power_in",
"description": "Powers the UTMI+ interface with a voltage range of 3.0-3.6 V (3.3 V nominal)."
},
{
"number": "80",
"name": "DFSDM",
"type": "bidirectional",
"description": "Full-speed USB data minus line of the UTMI+ interface (name-based; no further description in the extracted text)."
},
{
"number": "81",
"name": "DFSDP",
"type": "bidirectional",
"description": "Full-speed USB data plus line of the UTMI+ interface (name-based; no further description in the extracted text)."
},
{
"number": "82",
"name": "GNDUTMI",
"type": "power_in",
"description": "Separate ground for the VDDUTMI supply domain."
},
{
"number": "83",
"name": "VDDCORE",
"type": "power_in",
"description": "Powers the core, embedded memories and peripherals with a voltage range of 1.62-1.95 V."
},
{
"number": "84",
"name": "PA28",
"type": "bidirectional",
"description": "PIOA line 28 used as SSC TK (peripheral A) per Table 30-2."
},
{
"number": "85",
"name": "PA29",
"type": "bidirectional",
"description": "PIOA line 29 used as SSC RK (peripheral A) per Table 30-2."
},
{
"number": "86",
"name": "PA31",
"type": "bidirectional",
"description": "PIOA line 31 used as SSC RF (peripheral A) per Table 30-2 and TC0 TIOB2 (peripheral B) per Table 35-4."
},
{
"number": "87",
"name": "VDDCORE",
"type": "power_in",
"description": "Powers the core, embedded memories and peripherals with a voltage range of 1.62-1.95 V."
},
{
"number": "88",
"name": "VDDIO",
"type": "power_in",
"description": "Powers the peripheral I/O lines with a voltage range of 1.62-3.6 V."
},
{
"number": "89",
"name": "GND",
"type": "power_in",
"description": "Ground shared by the VDDCORE and VDDIO supply domains."
},
{
"number": "90",
"name": "PB0",
"type": "bidirectional",
"description": "PIOB line 0 general-purpose I/O."
},
{
"number": "91",
"name": "PB1",
"type": "bidirectional",
"description": "PIOB line 1 general-purpose I/O."
},
{
"number": "92",
"name": "PB2",
"type": "bidirectional",
"description": "PIOB line 2 general-purpose I/O."
},
{
"number": "93",
"name": "PB11",
"type": "bidirectional",
"description": "PIOB line 11 general-purpose I/O."
},
{
"number": "94",
"name": "PB12",
"type": "bidirectional",
"description": "PIOB line 12 general-purpose I/O."
},
{
"number": "95",
"name": "PB13",
"type": "bidirectional",
"description": "PIOB line 13 general-purpose I/O."
},
{
"number": "96",
"name": "PA27",
"type": "bidirectional",
"description": "PIOA line 27 used as SSC RD (peripheral A) per Table 30-2."
},
{
"number": "97",
"name": "PB5",
"type": "bidirectional",
"description": "PIOB line 5 used as TC0 TIOA1 (peripheral A) per Table 35-4."
},
{
"number": "98",
"name": "PB6",
"type": "bidirectional",
"description": "PIOB line 6 used as TC0 TIOB1 (peripheral A) per Table 35-4."
},
{
"number": "99",
"name": "PB7",
"type": "bidirectional",
"description": "PIOB line 7 general-purpose I/O."
},
{
"number": "100",
"name": "PB8",
"type": "bidirectional",
"description": "PIOB line 8 general-purpose I/O."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The 14x14 mm body size is not stated anywhere in the extracted text. The 100-lead LQFP package is co; The pin list is complete for the 100-lead LQFP (pins 1–100, all present once). The 144-lead SHDN pin; Pin types are KiCad-class assignments made from the datasheet text. Pins whose type is not stated ex",
"2/100 pins cited to the wrong page (name found elsewhere): ['74:XOUT@p15', '75:XIN@p15']"
],
"pages_sent": 70,
"cost_usd": 0.6921,
"at": "2026-10-29T01:08:35"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/a5a6641ed9f7c973a21ba0c342b7d4e4.pdf",
"pages": 1163,
"sha256": "b84d00c06a823c14",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 100,
"described": 100,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "atsam3u2ca-au.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
16.0,
16.0,
1.5
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "51720097260ffba41c3062f85f67623721102fa535901c47cb555a1f444feeb3",
"checked": "2026-10-29",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "atsam3u2ca-au-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
16.0,
16.0,
1.5
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "ce18c687d5618477286c6fece311cf10546d5ea61b2d29ba5e722332e73269d8",
"checked": "2026-10-29",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}