component
ATF16V8B-15SU
Public Made by Adomby adom
Microchip Tech CPLD/FPGA, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
069afa6
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314
{
"slug": "atf16v8b-15su",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech CPLD/FPGA, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"atf16v8b-15su",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"atf16v8b-15su.kicad_sym",
"atf16v8b-15su.kicad_mod",
"atf16v8b-15su.glb",
"atf16v8b-15su.step",
"atf16v8b-15su.lbr",
"docs/hero.png",
"docs/atf16v8b-15su-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"atf16v8b-15su-hero.glb",
"atf16v8b-15su-hero.overlay.json",
"atf16v8b-15su-etched.glb"
],
"component": {
"mpn": "ATF16V8B-15SU",
"manufacturer": "Microchip Tech",
"package": "SOIC-20-300mil",
"pin_count": 20,
"category": "Embedded Processors & Controllers",
"subcategory": "CPLD/FPGA",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/93ab563011d44bbeba2563ae0104175d.pdf",
"parts": {
"symbol": "atf16v8b-15su.kicad_sym",
"footprint": "atf16v8b-15su.kicad_mod",
"model_3d": "atf16v8b-15su-hero.glb",
"model_3d_plain": "atf16v8b-15su-etched.glb",
"model_3d_step": "atf16v8b-15su-etched.step",
"model_3d_step_plain": "atf16v8b-15su.step",
"lbr": "atf16v8b-15su.lbr"
},
"distributor_links": {
"lcsc": "C1521541",
"digikey": "ATF16V8B-15SU-ND",
"mouser": "556-AF16V8B15SU"
},
"distributor_check": {
"checked_at": "2026-11-12T07:25:15Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "ATF16V8B-15SU-ND",
"status": "found"
},
"mouser": {
"pn": "556-AF16V8B15SU",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "I/CLK",
"type": "input",
"description": "Dedicated clock input that is the common clock for all registered outputs in registered mode, where it is permanently configured as CLK and cannot be used as a dedicated input."
},
{
"number": "2",
"name": "I1",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "3",
"name": "I2",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "4",
"name": "I3",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "5",
"name": "I4",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "6",
"name": "I5",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "7",
"name": "I6",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "8",
"name": "I7",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "9",
"name": "I8",
"type": "input",
"description": "Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V."
},
{
"number": "10",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the device."
},
{
"number": "11",
"name": "I9/OE",
"type": "input",
"description": "Logic input that is permanently configured as the common output enable (OE) for registered outputs in registered mode and cannot be used as a dedicated input in that mode."
},
{
"number": "12",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer that in complex mode is an output-only pin with no input capability (no pin feedback path)."
},
{
"number": "13",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer with pin feedback path to the AND array for full I/O capability."
},
{
"number": "14",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer with pin feedback path to the AND array for full I/O capability."
},
{
"number": "15",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer that in simple mode is permanently configured as a combinatorial output with no feedback option."
},
{
"number": "16",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer that in simple mode is permanently configured as a combinatorial output with no feedback option."
},
{
"number": "17",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer with pin feedback path to the AND array for full I/O capability."
},
{
"number": "18",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer with pin feedback path to the AND array for full I/O capability."
},
{
"number": "19",
"name": "I/O",
"type": "bidirectional",
"description": "Bi-directional buffer that in complex mode is an output-only pin with no input capability (no pin feedback path)."
},
{
"number": "20",
"name": "VCC",
"type": "power_in",
"description": "+5V power supply; all speed ranges are specified over 5.0 V ±10% for the industrial temperature range (-40°C to +85°C)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The SOIC pin-to-name mapping was read from the text layout of the Figure 1-1 pinout drawing, since t; The datasheet gives I/O capability per mode rather than a fixed per-pin function. Descriptions for p"
],
"pages_sent": 26,
"cost_usd": 0.0052,
"at": "2026-11-12T07:25:08"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/93ab563011d44bbeba2563ae0104175d.pdf",
"pages": 26,
"sha256": "b3db1197888cc176",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 20,
"described": 20,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "atf16v8b-15su.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
12.8,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "59a10b341e6972b31d81802a048060326da627d8b92dcf4263064f4f62ec808e",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "atf16v8b-15su-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
12.8,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "ff07e8492ad1d72ab2d164ecf2c33d701173183900a9a3e060b5f3e0c7337c26",
"checked": "2026-11-12",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "20S2",
"source_page": 21,
"D": {
"nom_mm": 12.8,
"range_mm": [
null,
null
]
},
"E1": {
"nom_mm": 7.5,
"range_mm": [
null,
null
]
},
"E": {
"nom_mm": 10.3,
"range_mm": [
null,
null
]
},
"e": {
"nom_mm": 1.27,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 2.65,
"range_mm": [
null,
2.65
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "atf16v8b-15su.step",
"verdict": "PASS",
"reasons": [
"height and body within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
}
}