component

ATF16V8B-15SU

Public Made by Adom

by adom

Microchip Tech CPLD/FPGA, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersatf16v8b-15sufactory-2.0.0extractor-text

Verified ATF16V8B-15SU

by Ray · last 12 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

12 Nov 2026RayPublished by the parts factory: tier mfr, 20 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: ATF16V8B-15SU · SOIC-20-300mil · 20 pins
  • ✓copper: 20 copper pads, none touching another net
  • ✓datasheet: all 20 pin names found in the 26-page datasheet
  • ✓distributor: lcsc C1521541, digikey ATF16V8B-15SU-ND, mouser 556-AF16V8B15SU
  • ✓family: SOIC-20W_7.5x12.8mm_P1.27mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-8275ngjn/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height and body within the datasheet's package drawing (datasheet p.21)
  • ✓pads: 20 pins = 20 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 20 pins agree
  • ✓symbol_text: no pin names collide
  • ✓viewers: viewers/footprint.html 37 kB, viewers/symbol.html 16 kB
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ atf16v8b-15su.kicad_sym✓ atf16v8b-15su.kicad_mod✓ atf16v8b-15su.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers atf16v8b-15su: viewers rendered from the public page · Ray
atf16v8b-15su-etched.glb Publish 0.1.0 · Ray
atf16v8b-15su-etched.step atf16v8b-15su: factory component page (tier=mfr) · Ray
atf16v8b-15su-hero.glb atf16v8b-15su: hero GLB from the etched model (keeps the MPN mark) · Ray
atf16v8b-15su-hero.overlay.json atf16v8b-15su: hero GLB from the etched model (keeps the MPN mark) · Ray
atf16v8b-15su.glb Publish 0.1.0 · Ray
atf16v8b-15su.kicad_mod Publish 0.1.0 · Ray
atf16v8b-15su.kicad_sym Publish 0.1.0 · Ray
atf16v8b-15su.lbr Publish 0.1.0 · Ray
atf16v8b-15su.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray
verification.json Verified: Published by the parts factory: tier mfr, 20 pins · Ray

ATF16V8B-15SU

Microchip Tech · CPLD/FPGA · SOIC-20-300mil

ATF16V8B-15SU from Microchip Tech, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/CLK input Dedicated clock input that is the common clock for all registered outputs in registered mode, where it is permanently configured as CLK and cannot be used as a dedicated input.
2 I1 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
3 I2 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
4 I3 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
5 I4 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
6 I5 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
7 I6 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
8 I7 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
9 I8 input Logic input to the programmable AND array with internal pull-up to VCC; VIL max is 0.8 V and VIH min is 2.0 V.
10 GND power_in Ground reference for the device.
11 I9/OE input Logic input that is permanently configured as the common output enable (OE) for registered outputs in registered mode and cannot be used as a dedicated input in that mode.
12 I/O bidirectional Bi-directional buffer that in complex mode is an output-only pin with no input capability (no pin feedback path).
13 I/O bidirectional Bi-directional buffer with pin feedback path to the AND array for full I/O capability.
14 I/O bidirectional Bi-directional buffer with pin feedback path to the AND array for full I/O capability.
15 I/O bidirectional Bi-directional buffer that in simple mode is permanently configured as a combinatorial output with no feedback option.
16 I/O bidirectional Bi-directional buffer that in simple mode is permanently configured as a combinatorial output with no feedback option.
17 I/O bidirectional Bi-directional buffer with pin feedback path to the AND array for full I/O capability.
18 I/O bidirectional Bi-directional buffer with pin feedback path to the AND array for full I/O capability.
19 I/O bidirectional Bi-directional buffer that in complex mode is an output-only pin with no input capability (no pin feedback path).
20 VCC power_in +5V power supply; all speed ranges are specified over 5.0 V ±10% for the industrial temperature range (-40°C to +85°C).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-20-300mil
Category Embedded Processors & Controllers
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input or I/O Low Leakage Current IIL -35 -100 μA 0 VIN VIL(Max) 5
Input or I/O High Leakage Current IIH 10 μA 3.5 VIN VCC 5
Power Supply Current, Standby (B-15) ICC 50 80 mA VCC = Max; VIN = Max, Outputs Open 5
Clocked Power Supply Current (B-15) ICC2 55 95 mA VCC = Max, Outputs Open; f = 15MHz 5
Output Short Circuit Current IOS -130 mA VOUT = 0.5 V; not more than one output shorted at a time, duration not to exceed 30s 5
Input Low Voltage VIL -0.5 0.8 V 5
Input High Voltage VIH 2 V Printed max is VCC + 0.75 (not a fixed number) 5
Output High Voltage (printed label on VOL row) VOL 0.5 V VIN = VIH or VIL; VCC = Min; IOL = 24mA 5
Output High Voltage VOH 2.4 V VIN = VIH or VIL; VCC = Min; IOH = -4.0 mA 5
Pin Capacitance (input) CIN 5 8 pF f = 1MHz, T = 25°C; VIN = 0V 4
Pin Capacitance (output) COUT 6 8 pF f = 1MHz, T = 25°C; VOUT = 0V 4
Input or Feedback to Non-Registered Output (-15) tPD 3 15 ns 8 outputs switching 6
Clock to Feedback (-15) tCF 8 ns 6
Clock to Output (-15) tCO 2 10 ns 6
Input or Feedback Setup Time (-15) tS 12 ns 6
Hold Time (-15) tH 0 ns 6
Clock Period (-15) tP 16 ns 6
Clock Width (-15) tW 8 ns 6
Maximum Frequency, External Feedback (-15) fMAX 45 MHz 1/(tS + tCO) 6
Maximum Frequency, Internal Feedback (-15) fMAX 50 MHz 1/(tS + tCF) 6
Maximum Frequency, No Feedback (-15) fMAX 62 MHz 1/(tP) 6
Input to Output Enable - Product Term (-15) tEA 3 15 ns 6
Input to Output Disable - Product Term (-15) tER 2 15 ns 6
OE pin to Output Enable (-15) tPZX 2 15 ns 6
OE pin to Output Disable (-15) tPXZ 1.5 15 ns 6
Power-up Reset Time tPR 600 1000 ns 8
Power-up Reset Voltage VRST 3.8 4.5 V 8
Supply Voltage (VCC power supply) VCC 5 V 5.0V 10% 4
Operating Temperature (Ambient), Industrial -40 85 °C Industrial 4
Temperature Under Bias -55 125 °C 4
Storage Temperature -65 150 °C 4
Voltage on Any Pin with Respect to Ground -2 7 V Respect to ground 4
Voltage on Input Pins with Respect to Ground During Programming -2 14 V During programming 4
Programming Voltage with Respect to Ground -2 14 V Respect to ground 4

CAD (KiCad official)

  • Symbol: ATF16V8B-15SU
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: atf16v8b-15su-etched.step / atf16v8b-15su-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atf16v8b-15su.step / atf16v8b-15su.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (26 pp, sha256 b3db1197888cc176, retrieved 2026-11-12, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF