component
AT25128B-SSHL-T
Public Made by Adomby adom
Microchip EEPROM, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1mo ago |
| viewers | 2mo ago |
| at25128b-sshl-t-etched.fit.json | 1mo ago |
| at25128b-sshl-t-etched.glb | 1d ago |
| at25128b-sshl-t-etched.step | 1d ago |
| at25128b-sshl-t.glb | 2mo ago |
| at25128b-sshl-t.kicad_mod | 2mo ago |
| at25128b-sshl-t.kicad_sym | 2mo ago |
| at25128b-sshl-t.lbr | 2mo ago |
| at25128b-sshl-t.step | 2mo ago |
| package.json | 2mo ago |
| page.json | 1d ago |
| README.md | 1mo ago |
AT25128B-SSHL-T
Microchip · EEPROM · SOIC-8
AT25128B-SSHL-T from Microchip, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Active-low SPI Chip Select. Pulling CS low selects the device and starts a serial transaction; the first byte after the falling edge is interpreted as the opcode. Bringing CS high ends the transaction and, for WRITE, triggers the internal programming cycle. |
| 2 | SO | output | SPI Serial Data Output (MISO). Data is shifted out on the falling edge of SCK, MSB first. The pin is high-impedance whenever CS is high or an invalid opcode is received. |
| 3 | WP | input | Active-low hardware Write Protect. When WP is low and the WPEN bit in the status register is 1, writes to the status register (including BP0/BP1) are inhibited, providing hardware write protection. Held high for normal read/write. |
| 4 | GND | power_in | Device ground reference for all supply and I/O signals. |
| 5 | SI | input | SPI Serial Data Input (MOSI). Opcodes, addresses and write data are shifted in on the rising edge of SCK, MSB first. |
| 6 | SCK | input | SPI Serial Clock input from the master. Supports SPI modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1). Maximum 20 MHz at VCC = 4.5-5.5V, 10 MHz at 2.5-5.5V, 5 MHz at 1.8-5.5V. |
| 7 | HOLD | input | Active-low Hold input. When taken low while SCK is low during a selected serial sequence, it pauses serial communication without resetting the transaction; SO becomes high-impedance and SI is ignored until HOLD is brought high again. |
| 8 | VCC | power_in | Positive supply voltage, 1.8V to 5.5V. Full 20 MHz SCK operation requires VCC ≥ 4.5V; standby current is <5 µA at 5V with CS = VCC. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Ordering variants
AT25128B-SSHL-TAT25128B-SSHL-TSSHL-B
CAD (KiCad official)
- Symbol:
AT25128B-SSHL-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
at25128b-sshl-t-etched.step/at25128b-sshl-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);at25128b-sshl-t.step/at25128b-sshl-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip datasheet (22 pp, sha256
327b6418a5554831, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).