main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers ao4401-vb: viewers · Ray 1d ago
ao4401-vb-etched.glb Publish 0.1.0 · Ray 1d ago
ao4401-vb-etched.step ao4401-vb: factory component page (tier=lcsc) · Ray 1d ago
ao4401-vb-hero.glb ao4401-vb: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
ao4401-vb-hero.overlay.json Publish 0.1.0 · Ray 1d ago
ao4401-vb.glb Publish 0.1.0 · Ray 1d ago
ao4401-vb.kicad_mod Publish 0.1.0 · Ray 1d ago
ao4401-vb.kicad_sym Publish 0.1.0 · Ray 1d ago
ao4401-vb.lbr Publish 0.1.0 · Ray 1d ago
ao4401-vb.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier lcsc, 8 pins · Ray 1d ago

AO4401-VB

VBsemi Elec · MOSFETs · SO-8

AO4401-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET; Drain-Source voltage VDS is rated at -30 V maximum.
2 S passive Source of the P-channel MOSFET, tied to the source terminal; continuous source current (diode conduction) is -2.3 A for 10 s and -1.1 A steady state.
3 S passive Source of the P-channel MOSFET, tied to the source terminal; gate-source voltage VGS is limited to ±20 V relative to it.
4 G input Gate of the P-channel MOSFET with gate threshold VGS(th) from -0.7 V to -2.0 V at ID = -250 µA and a maximum VGS of ±20 V.
5 D passive Drain of the P-channel MOSFET, with continuous drain current of -5.8 A (10 s) and -4.1 A steady state at TA = 25 °C.
6 D passive Drain of the P-channel MOSFET, tied to the drain terminal; pulsed drain current IDM is -30 A.
7 D passive Drain of the P-channel MOSFET, tied to the drain terminal; RDS(on) is 0.033 Ω at VGS = -10 V and ID = -5.8 A.
8 D passive Drain of the P-channel MOSFET, tied to the drain terminal; the junction-to-foot (drain) thermal resistance is 24 °C/W typical and 30 °C/W maximum.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Triode/MOS Tube/Transistor
Pins 8

CAD (KiCad official)

  • Symbol: AO4401-VB
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: ao4401-vb-etched.step / ao4401-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4401-vb.step / ao4401-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (8 pp, sha256 305022af60f16f4d, retrieved 2026-11-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF