component
ADS8528SRGCR
Public Made by Adomby adom
Texas Instruments Analog To Digital Converters (ADCs), VQFN-64-EP(9x9). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567
{
"schema_version": 1,
"type": "component",
"slug": "ads8528srgcr",
"title": "ADS8528SRGCR",
"brief": "Texas Instruments Analog To Digital Converters (ADCs), VQFN-64-EP(9x9). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"adc-dac-data conversion",
"ads8528srgcr",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "ADS8528SRGCR",
"manufacturer": "Texas Instruments",
"package": "VQFN-64-EP(9x9)",
"pin_count": 65,
"category": "ADC/DAC/Data Conversion",
"subcategory": "Analog To Digital Converters (ADCs)",
"datasheet": "https://www.ti.com/cn/lit/gpn/ads8548",
"parts": {
"symbol": "ads8528srgcr.kicad_sym",
"footprint": "ads8528srgcr.kicad_mod",
"model_3d": "ads8528srgcr-hero.glb",
"model_3d_plain": "ads8528srgcr.glb",
"model_3d_step": "ads8528srgcr-etched.step",
"model_3d_step_plain": "ads8528srgcr.step",
"lbr": "ads8528srgcr.lbr"
},
"distributor_links": {
"lcsc": "C2670500",
"digikey": "ADS8528SRGCR-ND",
"mouser": "595-ADS8528SRGCR"
},
"distributor_check": {
"checked_at": "2026-10-08T22:59:24Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "ADS8528SRGCR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "595-ADS8528SRGCR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "HVSS",
"type": "power_in",
"description": "Negative supply voltage for the analog inputs, recommended -5.0 V to -16.5 V (-15.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "2",
"name": "CH_D1",
"type": "passive",
"description": "Analog input of channel D1; input range is set by the RANGE pin or CONFIG bit C19 (RANGE_D), and the input can be powered down with CONFIG bit C18 (PD_D) in software mode."
},
{
"number": "3",
"name": "REFDN",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair D reference; connect to the decoupling capacitor and AGND per the Power Supply Recommendations."
},
{
"number": "4",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "5",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "6",
"name": "REFDP",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair D reference; connect to the decoupling capacitor per the Power Supply Recommendations."
},
{
"number": "7",
"name": "CH_D0",
"type": "passive",
"description": "Analog input of channel D0; input range is set by the RANGE pin or CONFIG bit C19 (RANGE_D), and the input can be powered down with CONFIG bit C18 (PD_D) in software mode."
},
{
"number": "8",
"name": "PAR/SER",
"type": "input",
"description": "Interface mode selection input; low selects the parallel interface and high enables the serial interface."
},
{
"number": "9",
"name": "STBY",
"type": "input",
"description": "In hardware mode, low powers down the entire device including the internal conversion clock and reference and high gives normal operation; in software mode connect to DGND or DVDD and use CONFIG bit C25 instead."
},
{
"number": "10",
"name": "RESET",
"type": "input",
"description": "Active-high reset that aborts ongoing conversions and resets CONFIG to 000003FFh; a valid reset pulse must be at least 50 ns long."
},
{
"number": "11",
"name": "REFEN/WR",
"type": "input",
"description": "In hardware mode, high enables the internal reference and reference buffers while low disables the internal reference and requires an external reference at REFIO; in software mode in parallel operation it is the write input, enabled when CS and WR are low, and in serial operation it is connected to DGND or DVDD."
},
{
"number": "12",
"name": "RD",
"type": "input",
"description": "Read data input; the parallel data output is enabled when RD and CS are low, and the datasheet requires this pin to be connected to DGND."
},
{
"number": "13",
"name": "CS/FS",
"type": "input",
"description": "Chip-select input that enables the parallel interface when low and disables it when high in parallel mode; in serial mode it is the frame synchronization input whose falling edge controls the frame transfer."
},
{
"number": "14",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "15",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "16",
"name": "DB15/SDO_D",
"type": "bidirectional",
"description": "Data bit 15 (MSB) input/output in parallel mode; when SEL_CD = 1 it is the data output for channel pair D, when SEL_CD = 0 it must be tied to DGND, and it is sign extension for the ADS8528 and ADS8548."
},
{
"number": "17",
"name": "DB14/SDO_C",
"type": "bidirectional",
"description": "Data bit 14 input/output; when SEL_CD = 1 it is the data output for channel pair C, when SEL_CD = 0 it must be tied to DGND, and it is sign extension for the ADS8528 and ADS8548."
},
{
"number": "18",
"name": "DB13/SDO_B",
"type": "bidirectional",
"description": "Data bit 13 input/output; when SEL_B = 1 it is the data output for channel pair B, when SEL_B = 0 it must be tied to DGND, and it is sign extension for the ADS8528 and the MSB for the ADS8548."
},
{
"number": "19",
"name": "DB12/SDO_A",
"type": "bidirectional",
"description": "Data bit 12 input/output; it is the data output for channel pair A and, when SEL_CD = 0 and SEL_B = 0, the single data output for all eight channels, and it is sign extension for the ADS8528."
},
{
"number": "20",
"name": "DB11/REFBUFEN",
"type": "bidirectional",
"description": "Data bit 11 input/output and MSB for the ADS8528; in hardware mode low enables all internal reference buffers (mandatory if the internal reference is used) and high disables them, while in software mode it is connected to DGND or DVDD."
},
{
"number": "21",
"name": "DB10/SCLK",
"type": "bidirectional",
"description": "Data bit 10 input/output; serves as the serial interface clock input in serial mode."
},
{
"number": "22",
"name": "DB9/SDI",
"type": "bidirectional",
"description": "Data bit 9 input/output; in hardware mode it must be connected to DGND, and in software mode it is the serial data input."
},
{
"number": "23",
"name": "DB8/DCEN",
"type": "bidirectional",
"description": "Data bit 8 input/output and daisy-chain enable input; when high, DB[3:0] serve as daisy-chain inputs DCIN_[A:D], and it must be connected to DGND if daisy-chain mode is not used."
},
{
"number": "24",
"name": "DGND",
"type": "power_in",
"description": "Buffer I/O ground; connect to the digital ground plane."
},
{
"number": "25",
"name": "DVDD",
"type": "power_in",
"description": "Buffer I/O supply, recommended 2.7 V to 5.5 V (3.3 V nominal), connected to the digital supply and decoupled per the Power Supply Recommendations."
},
{
"number": "26",
"name": "DB7",
"type": "bidirectional",
"description": "Data bit 7 input/output; must be connected to DGND."
},
{
"number": "27",
"name": "DB6/SEL_B",
"type": "bidirectional",
"description": "Data bit 6 input/output and SDO_B select input; when low, SDO_B is disabled and all eight channels are available only on SDO_A, and when high with SEL_CD = 0 channel pairs B and D are on SDO_B (with SEL_CD = 1 only channel pair B)."
},
{
"number": "28",
"name": "DB5/SEL_CD",
"type": "bidirectional",
"description": "Data bit 5 input/output and SDO_C/SDO_D select input; when high, channel pairs C and D are on SDO_C and SDO_D, and when low, the output routing depends on SEL_B (channel pairs A and C on SDO_A and B and D on SDO_B if SEL_B = 1, or all eight channels on SDO_A if SEL_B = 0)."
},
{
"number": "29",
"name": "DB4",
"type": "bidirectional",
"description": "Data bit 4 input/output; must be connected to DGND."
},
{
"number": "30",
"name": "DB3/DCIN_A",
"type": "bidirectional",
"description": "Data bit 3 input/output; when DCEN = 1 it is the daisy-chain data input for SDO_A of the previous device, and when DCEN = 0 it must be connected to DGND."
},
{
"number": "31",
"name": "DB2/DCIN_B",
"type": "bidirectional",
"description": "Data bit 2 input/output; when DCEN = 1 and SEL_B = 1 it is the daisy-chain data input for SDO_B of the previous device, and when DCEN = 0 it must be connected to DGND."
},
{
"number": "32",
"name": "DB1/DCIN_C",
"type": "bidirectional",
"description": "Data bit 1 input/output; when DCEN = 1 and SEL_CD = 1 it is the daisy-chain data input for SDO_C of the previous device, and when DCEN = 0 it must be connected to DGND."
},
{
"number": "33",
"name": "DB0/DCIN_D",
"type": "bidirectional",
"description": "Data bit 0 (LSB) input/output; when DCEN = 1 and SEL_CD = 1 it is the daisy-chain data input for SDO_D of the previous device, and when DCEN = 0 it must be connected to DGND."
},
{
"number": "34",
"name": "RANGE/XCLK",
"type": "bidirectional",
"description": "In hardware mode, input selecting the analog input range (low for ±4 VREF, high for ±2 VREF); in software mode it is an external conversion clock input if CONFIG C29 = 1 or an internal conversion clock output if CONFIG C28 = 1, and it must be connected to DGND if unused."
},
{
"number": "35",
"name": "BUSY/INT",
"type": "output",
"description": "Converter busy status output that goes high when a conversion starts and pulses low for one tCCLK after each channel pair conversion completes, or an interrupt output when CONFIG C27 = 1, with polarity set by C26."
},
{
"number": "36",
"name": "ASLEEP",
"type": "input",
"description": "Auto-sleep enable input; low selects normal mode and high selects auto-sleep mode, in which hold mode and conversion are activated six conversion clock (tCCLK) cycles after a CONVST_x conversion start."
},
{
"number": "37",
"name": "CONVST_A",
"type": "input",
"description": "Rising-edge conversion start for channel pair A that initiates simultaneous conversion of CH_A[1:0] and resets the channel state machine so the next read starts with channel A0."
},
{
"number": "38",
"name": "CONVST_B",
"type": "input",
"description": "Rising-edge conversion start for channel pair B that initiates simultaneous conversion of CH_B[1:0]."
},
{
"number": "39",
"name": "CONVST_C",
"type": "input",
"description": "Rising-edge conversion start for channel pair C that initiates simultaneous conversion of CH_C[1:0]."
},
{
"number": "40",
"name": "CONVST_D",
"type": "input",
"description": "Rising-edge conversion start for channel pair D that initiates simultaneous conversion of CH_D[1:0]."
},
{
"number": "41",
"name": "HW/SW",
"type": "input",
"description": "Mode selection input; low selects hardware mode, where external pins control the device, and high selects software mode, where the device is configured through the CONFIG register."
},
{
"number": "42",
"name": "CH_A0",
"type": "passive",
"description": "Analog input of channel A0; channel A is the master pair that is always active, the range is set by the RANGE pin or CONFIG bit C24 (RANGE_A), and pair A must run at the highest data rate when pairs run at different rates."
},
{
"number": "43",
"name": "REFAP",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair A reference; connect to the decoupling capacitor per the Power Supply Recommendations."
},
{
"number": "44",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "45",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "46",
"name": "REFAN",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair A reference; connect to the decoupling capacitor and AGND per the Power Supply Recommendations."
},
{
"number": "47",
"name": "CH_A1",
"type": "passive",
"description": "Analog input of channel A1; channel A is the master pair that is always active, the range is set by the RANGE pin or CONFIG bit C24 (RANGE_A), and pair A must run at the highest data rate when pairs run at different rates."
},
{
"number": "48",
"name": "HVDD",
"type": "power_in",
"description": "Positive supply voltage for the analog inputs, recommended 5.0 V to 16.5 V (15.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "49",
"name": "CH_B0",
"type": "passive",
"description": "Analog input of channel B0; input range is set by the RANGE pin or CONFIG bit C23 (RANGE_B) in software mode."
},
{
"number": "50",
"name": "REFBP",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair B reference; connect to the decoupling capacitor per the Power Supply Recommendations."
},
{
"number": "51",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "52",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "53",
"name": "REFBN",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair B reference; connect to the decoupling capacitor and AGND per the Power Supply Recommendations."
},
{
"number": "54",
"name": "CH_B1",
"type": "passive",
"description": "Analog input of channel B1; input range is set by the RANGE pin or CONFIG bit C23 (RANGE_B) in software mode."
},
{
"number": "55",
"name": "REFN",
"type": "passive",
"description": "Negative reference input/output; connect to a decoupling capacitor and AGND per the Power Supply Recommendations."
},
{
"number": "56",
"name": "REFIO",
"type": "bidirectional",
"description": "Reference voltage input/output; the internal reference is enabled by REFEN/WR in hardware mode or CONFIG bit C15 in software mode, the output is set by the internal DAC through CONFIG bits C[9:0], and it must be connected to a decoupling capacitor per the Power Supply Recommendations."
},
{
"number": "57",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "58",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "59",
"name": "CH_C1",
"type": "passive",
"description": "Analog input of channel C1; input range is set by the RANGE pin or CONFIG bit C21 (RANGE_C) in software mode."
},
{
"number": "60",
"name": "REFCN",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair C reference; connect to the decoupling capacitor and AGND per the Power Supply Recommendations."
},
{
"number": "61",
"name": "AVDD",
"type": "power_in",
"description": "Analog power supply, recommended 4.5 V to 5.5 V (5.0 V nominal), decoupled per the Power Supply Recommendations."
},
{
"number": "62",
"name": "AGND",
"type": "power_in",
"description": "Analog ground; connect to the analog ground plane."
},
{
"number": "63",
"name": "REFCP",
"type": "passive",
"description": "Decoupling capacitor input for the channel pair C reference; connect to the decoupling capacitor per the Power Supply Recommendations."
},
{
"number": "64",
"name": "CH_C0",
"type": "passive",
"description": "Analog input of channel C0; input range is set by the RANGE pin or CONFIG bit C21 (RANGE_C) in software mode."
},
{
"number": "65",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The RGC top-view drawing on page 4 is not reliably recoverable from this text, so pin numbers were t; The exposed thermal pad (7.3 mm x 7.3 mm) is mentioned but is not given a pin number in the supplied; The Pin Functions table is shared by the RGC (VQFN) and PM (LQFP) packages. The numbers were applied",
"exposed pad 65 added from the footprint"
],
"pages_sent": 15,
"cost_usd": 0.1549,
"at": "2026-10-08T22:58:39"
},
"datasheet": {
"url": "https://www.ti.com/cn/lit/gpn/ads8548",
"pages": 62,
"sha256": "c3931541d3d34e55",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 65,
"described": 65,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ads8528srgcr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
0.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "dce07a86ec3fe3ca87eebdff13827f55e036ced5518fee01f85cec4a3f56366d",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ads8528srgcr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
0.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "4b9578bbb63480553f33dd572d4a75abcc514ae4ef33ce57f8d6426283bec8d5",
"checked": "2026-10-08",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "VQFN-64-EP(9x9)",
"Category": "ADC/DAC/Data Conversion",
"Pins": "65"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ads8528srgcr"
],
"discovery_pitch": "ADS8528SRGCR (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ads8528srgcr.kicad_sym",
"ads8528srgcr.kicad_mod",
"ads8528srgcr.glb",
"ads8528srgcr.step",
"ads8528srgcr.lbr",
"docs/hero.png",
"docs/ads8528srgcr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ads8528srgcr-hero.glb",
"ads8528srgcr-hero.overlay.json"
],
"visibility": {
"public": true
}
}