ADS8507IBDWR

{
  "slug": "ads8507ibdwr",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Analog To Digital Converters (ADCs), SOIC-28-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "adc-dac-data conversion",
    "ads8507ibdwr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ads8507ibdwr.kicad_sym",
    "ads8507ibdwr.kicad_mod",
    "ads8507ibdwr.glb",
    "ads8507ibdwr.step",
    "ads8507ibdwr.lbr",
    "docs/hero.png",
    "docs/ads8507ibdwr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ads8507ibdwr-hero.glb",
    "ads8507ibdwr-hero.overlay.json",
    "ads8507ibdwr-etched.glb"
  ],
  "component": {
    "mpn": "ADS8507IBDWR",
    "manufacturer": "Texas Instruments",
    "package": "SOIC-28-300mil",
    "pin_count": 28,
    "category": "ADC/DAC/Data Conversion",
    "subcategory": "Analog To Digital Converters (ADCs)",
    "datasheet": "https://www.ti.com/lit/ds/symlink/ads8507ibdwr.pdf",
    "parts": {
      "symbol": "ads8507ibdwr.kicad_sym",
      "footprint": "ads8507ibdwr.kicad_mod",
      "model_3d": "ads8507ibdwr-hero.glb",
      "model_3d_plain": "ads8507ibdwr-etched.glb",
      "model_3d_step": "ads8507ibdwr-etched.step",
      "model_3d_step_plain": "ads8507ibdwr.step",
      "lbr": "ads8507ibdwr.lbr"
    },
    "distributor_links": {
      "lcsc": "C2670980",
      "digikey": "ADS8507IBDWR-ND",
      "mouser": "595-ADS8507IBDWR"
    },
    "distributor_check": {
      "checked_at": "2026-10-31T00:08:52Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "ADS8507IBDWR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-ADS8507IBDWR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "R1IN",
        "type": "input",
        "description": "Analog input; the input range is set by how R1IN is connected per Table 1 (for ±10 V it connects to VIN via 200 Ω, for 0 to 5 V it connects to AGND, and for 0 to 4 V it connects to VIN via 200 Ω... see note)."
      },
      {
        "number": "2",
        "name": "AGND1",
        "type": "power_in",
        "description": "Analog sense ground used internally as the ground reference point, with minimal current flow."
      },
      {
        "number": "3",
        "name": "R2IN",
        "type": "input",
        "description": "Analog input; the input range is set by how R2IN is connected per Table 1."
      },
      {
        "number": "4",
        "name": "CAP",
        "type": "passive",
        "description": "Reference buffer output that requires a 2.2-µF tantalum capacitor to ground."
      },
      {
        "number": "5",
        "name": "REF",
        "type": "bidirectional",
        "description": "Reference input/output that outputs the internal 2.5-V reference or can be driven by an external reference, and must be bypassed to ground with a 2.2-µF tantalum capacitor in both cases."
      },
      {
        "number": "6",
        "name": "AGND2",
        "type": "power_in",
        "description": "Analog ground."
      },
      {
        "number": "7",
        "name": "SB/BTC",
        "type": "input",
        "description": "Selects the output data format: high gives straight binary output and low gives binary 2's complement output."
      },
      {
        "number": "8",
        "name": "EXT/INT",
        "type": "input",
        "description": "Selects the external or internal data clock: high synchronizes output data to the DATACLK input, and low makes a convert command start transmission of the previous conversion's data with 16 clock pulses on DATACLK."
      },
      {
        "number": "9",
        "name": "D7",
        "type": "tri_state",
        "description": "Parallel data bit 7 when BYTE is high or bit 15 (MSB) when BYTE is low; high impedance when CS is high and/or R/C is low, and leave unconnected when using serial output."
      },
      {
        "number": "10",
        "name": "D6",
        "type": "tri_state",
        "description": "Parallel data bit 6 when BYTE is high or bit 14 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "11",
        "name": "D5",
        "type": "tri_state",
        "description": "Parallel data bit 5 when BYTE is high or bit 13 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "12",
        "name": "D4",
        "type": "tri_state",
        "description": "Parallel data bit 4 when BYTE is high or bit 12 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "13",
        "name": "D3",
        "type": "tri_state",
        "description": "Parallel data bit 3 when BYTE is high or bit 11 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "14",
        "name": "DGND",
        "type": "power_in",
        "description": "Digital ground."
      },
      {
        "number": "15",
        "name": "D2",
        "type": "tri_state",
        "description": "Parallel data bit 2 when BYTE is high or bit 10 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "16",
        "name": "D1",
        "type": "tri_state",
        "description": "Parallel data bit 1 when BYTE is high or bit 9 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "17",
        "name": "D0",
        "type": "tri_state",
        "description": "Parallel data bit 0 (LSB) when BYTE is high or bit 8 when BYTE is low; high impedance when CS is high and/or R/C is low."
      },
      {
        "number": "18",
        "name": "DATACLK",
        "type": "bidirectional",
        "description": "Input or output depending on the EXT/INT level; output data is synchronized to it, and in external-clock-off mode (EXT/INT low) it transmits 16 pulses after each conversion and stays low between conversions."
      },
      {
        "number": "19",
        "name": "SDATA",
        "type": "output",
        "description": "Serial data output synchronized to DATACLK with format set by SB/BTC; after 16 bits in external clock mode it outputs the TAG input level while CS is low and R/C is high."
      },
      {
        "number": "20",
        "name": "TAG",
        "type": "input",
        "description": "Tag input for the external clock mode whose digital level is output on SDATA after the 16 data bits, with a delay that depends on the external clock mode."
      },
      {
        "number": "21",
        "name": "BYTE",
        "type": "input",
        "description": "Selects the 8 most significant bits (low) or the 8 least significant bits (high) on the parallel output pins."
      },
      {
        "number": "22",
        "name": "R/C",
        "type": "input",
        "description": "Read/convert input: with CS low, a falling edge puts the sample-and-hold into hold and starts a conversion, and when EXT/INT is low it also initiates transmission of the previous conversion's data."
      },
      {
        "number": "23",
        "name": "CS",
        "type": "input",
        "description": "Chip select internally ORed with R/C; when R/C is low, a falling edge starts a new conversion, and if EXT/INT is low the same edge starts serial transmission of the previous result."
      },
      {
        "number": "24",
        "name": "BUSY",
        "type": "output",
        "description": "Goes low at the start of a conversion and stays low until the conversion is complete and the digital outputs have been updated."
      },
      {
        "number": "25",
        "name": "PWRD",
        "type": "input",
        "description": "Power-down input: when high, conversions are inhibited and power consumption is significantly reduced while previous results are held in the output shift register."
      },
      {
        "number": "26",
        "name": "REFD",
        "type": "input",
        "description": "When high, shuts down the internal reference, so an external reference is required for conversions."
      },
      {
        "number": "27",
        "name": "VANA",
        "type": "power_in",
        "description": "Analog supply, nominally +5 V; decouple with 0.1-µF ceramic and 10-µF tantalum capacitors."
      },
      {
        "number": "28",
        "name": "VDIG",
        "type": "power_in",
        "description": "Digital supply, nominally +5 V, connected directly to pin 27; must be less than or equal to VANA."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The Table 1 text for the R1IN connection in the ±10 V and 0 to 4 V ranges was garbled in extraction,; The AGND1 terminal description in the source is truncated mid-sentence ('Minimal current flow'); the; Analog inputs are typed as 'input' based on the 'Analog Input' label; the datasheet does not state a"
        ],
        "pages_sent": 8,
        "cost_usd": 0.0624,
        "at": "2026-10-31T00:08:37"
      },
      "datasheet": {
        "url": "https://www.ti.com/lit/ds/symlink/ads8507ibdwr.pdf",
        "pages": 37,
        "sha256": "b186789b078b48ab",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 28,
        "described": 28,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ads8507ibdwr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          10.3,
          17.9,
          2.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "b889a13dbe9ec59e79fa9f1b5118b00bfa54f9582392335ff3365b64afc264b1",
        "checked": "2026-10-31",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ads8507ibdwr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          10.3,
          17.9,
          2.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3490a14ac8ff21fc9f8fe429312184509b1f7a53870891059a1b5d1b68c2d37a",
        "checked": "2026-10-31",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ],
    "package_dims": {
      "package_code": "DW",
      "E1": {
        "nom_mm": 7.5,
        "range_mm": null
      },
      "E": {
        "nom_mm": 10.3,
        "range_mm": null
      },
      "e": {
        "nom_mm": 1.27,
        "range_mm": null
      },
      "source": "TI package designator DW (no drawing in the datasheet)",
      "model_check": {
        "file": "ads8507ibdwr.step",
        "verdict": "SKIP",
        "reasons": [
          "the datasheet dimensions give no height or body size to compare"
        ],
        "by": "factory/package_fit.py"
      }
    }
  }
}