component

ADS8324E

Public Made by Adom

by adom

Texas Instruments Analog To Digital Converters (ADCs), VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversionads8324efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers ads8324e: viewers · Ray 1d ago
ads8324e-etched.glb ads8324e: factory component page (tier=lcsc) · Ray 1d ago
ads8324e-etched.step ads8324e: factory component page (tier=lcsc) · Ray 1d ago
ads8324e-hero.glb ads8324e: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
ads8324e-hero.overlay.json Publish 0.1.0 · Ray 1d ago
ads8324e.glb Publish 0.1.0 · Ray 1d ago
ads8324e.kicad_mod Publish 0.1.0 · Ray 1d ago
ads8324e.kicad_sym Publish 0.1.0 · Ray 1d ago
ads8324e.lbr Publish 0.1.0 · Ray 1d ago
ads8324e.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/ads8324e · Ray 1d ago

ADS8324E

Texas Instruments · Analog To Digital Converters (ADCs) · VSSOP-8

ADS8324E from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF power_in Reference input that sets the analog input range; it can be any voltage from 500mV to VCC/2.
2 +In input Non-inverting analog input, which should always remain within GND - 100mV to VCC + 100mV for linearity to meet specification.
3 -In input Inverting analog input, which should always remain within GND - 100mV to 2V for linearity to meet specification.
4 GND power_in Ground reference; the datasheet recommends placing it on a clean ground point, away from microcontroller ground connections.
5 CS/SHDN input Chip select when LOW and shutdown mode when HIGH; CS must be taken HIGH after a conversion to place DOUT in tri-state.
6 DOUT output Serial data output, MSB first, valid on the DCLOCK rising edge; it is enabled after the fifth falling DCLOCK edge following CS falling and swings from 0V to VCC.
7 DCLOCK input Data clock that synchronizes serial data transfer and sets conversion speed; the external clock may range from 24kHz to 1.2MHz with minimum high and low times of 200ns.
8 +VCC power_in Power supply; specified performance at 1.8V with an operating range of 1.8V to 3.6V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category ADC/DAC/Data Conversion
Pins 8

CAD (KiCad official)

  • Symbol: ADS8324E
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: ads8324e-etched.step / ads8324e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads8324e.step / ads8324e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 57ab08a1196510b2, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF