main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10h ago
viewers ads7960srhbr: viewers · Ray 10h ago
ads7960srhbr-etched.glb ads7960srhbr: factory component page (tier=lcsc) · Ray 10h ago
ads7960srhbr-etched.step ads7960srhbr: factory component page (tier=lcsc) · Ray 10h ago
ads7960srhbr-hero.glb ads7960srhbr: hero GLB from the etched model (keeps the MPN mark) · Ray 10h ago
ads7960srhbr-hero.overlay.json Publish 0.1.0 · Ray 10h ago
ads7960srhbr.glb Publish 0.1.0 · Ray 10h ago
ads7960srhbr.kicad_mod Publish 0.1.0 · Ray 10h ago
ads7960srhbr.kicad_sym Publish 0.1.0 · Ray 10h ago
ads7960srhbr.lbr Publish 0.1.0 · Ray 10h ago
ads7960srhbr.step Publish 0.1.0 · Ray 10h ago
package.json Publish 0.1.0 · Ray 10h ago
page.json Set visibility: public · Ray 10h ago
README.md Initial commit: component/ads7960srhbr · Ray 10h ago

ADS7960SRHBR

Texas Instruments · Analog To Digital Converters (ADC) · VQFN-32-EP(5x5)

ADS7960SRHBR from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AGND power_in Analog ground for the device; the datasheet lists AGND on pins 1, 22 for the 32-pin VQFN (12-channel) pinout.
2 MXO output Multiplexer output, an analog output that carries the selected channel to the ADC input path.
3 AINP input ADC input signal; AINP or CHn to AGND must stay within -0.3 V to VA + 0.3 V (absolute maximum).
4 AINM input ADC input ground for the differential-style ADC input pair with AINP.
5 NC unconnected Pin is internally not connected; do not float it and connect it to ground.
6 NC unconnected Pin is internally not connected; do not float it and connect it to ground.
7 Ch11 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
8 Ch10 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
9 Ch9 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
10 Ch8 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
11 Ch7 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
12 Ch6 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
13 Ch5 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
14 Ch4 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
15 Ch3 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
16 Ch2 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
17 Ch1 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
18 Ch0 input Analog input channel for the multiplexer; must stay within -0.3 V to VA + 0.3 V to AGND (absolute maximum).
19 NC unconnected Pin is internally not connected; do not float it and connect it to ground.
20 NC unconnected Pin is internally not connected; do not float it and connect it to ground.
21 +VA power_in Analog power supply, recommended range 2.7 V to 5.25 V (3.3 V nominal).
22 AGND power_in Analog ground for the device.
23 CS input Chip-select digital input, active low.
24 SCLK input Serial clock digital input; SCLK frequency is recommended up to 20 MHz.
25 SDI input Serial data digital input; digital input voltage to BDGND must stay within -0.3 V to 7 V (absolute maximum).
26 SDO output Serial data digital output; digital output to BDGND must stay within -0.3 V to VA + 0.3 V (absolute maximum).
27 BDGND power_in Digital ground for the digital I/O supply.
28 +VBD power_in Digital I/O supply, recommended range 1.7 V to +VA.
29 GPIO0 bidirectional General-purpose digital I/O that can be configured as the active-high Alarm output; digital input voltage to BDGND must stay within -0.3 V to 7 V (absolute maximum).
30 REFM input Reference ground for the external reference input (REFP-REFM); a 10-µF ceramic decoupling capacitor is required between REFP and REFM.
31 REFP input Reference input; recommended 2 V to 3 V with a 2.5 V ±10 mV external reference such as the REF5025.
32 +VA power_in Analog power supply, recommended range 2.7 V to 5.25 V (3.3 V nominal).
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category Data Acquisition
Pins 33

CAD (KiCad official)

  • Symbol: ADS7960SRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: ads7960srhbr-etched.step / ads7960srhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads7960srhbr.step / ads7960srhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (87 pp, sha256 8ef9ce324ee60500, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF