main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs adc122s021cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers adc122s021cimm: viewers · Ray 1mo ago
adc122s021cimm-etched.fit.json adc122s021cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc122s021cimm-etched.glb adc122s021cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc122s021cimm-etched.step adc122s021cimm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
adc122s021cimm.glb Publish 0.1.0 · Ray 1mo ago
adc122s021cimm.kicad_mod Publish 0.1.0 · Ray 1mo ago
adc122s021cimm.kicad_sym Publish 0.1.0 · Ray 1mo ago
adc122s021cimm.lbr Publish 0.1.0 · Ray 1mo ago
adc122s021cimm.step Publish 0.1.0 · Ray 1mo ago
package.json adc122s021cimm: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json adc122s021cimm: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md Initial commit: component/adc122s021cimm · Ray 1mo ago

ADC122S021CIMM

Texas Instruments · Analog To Digital Converters (ADC) · VSSOP-8

ADC122S021CIMM from Texas Instruments, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select; a conversion process begins on the falling edge of CS and conversions continue as long as CS is held low.
2 VA power_in Positive supply pin, to be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 µF and a 0.1 µF capacitor located within 1 cm of the pin.
3 GND power_in Ground return for the die.
4 IN2 passive Analog input channel 2; signal can range from 0V to VA.
5 IN1 passive Analog input channel 1; signal can range from 0V to VA.
6 DIN input Digital data input; the Control Register is loaded through this pin on rising edges of SCLK.
7 DOUT tri_state Digital data output; conversion result samples are clocked out of this pin on falling edges of SCLK, and the pin is high-impedance when CS is high.
8 SCLK input Digital clock input that directly controls the conversion and readout processes.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8
Category Data Acquisition
Pins 8

CAD (KiCad official)

  • Symbol: ADC122S021CIMM
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: adc122s021cimm-etched.step / adc122s021cimm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc122s021cimm.step / adc122s021cimm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 32da082b60c2b65c, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF