main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 22d ago
viewers adc084s021cimm: viewers · Ray 22d ago
adc084s021cimm-etched.glb adc084s021cimm: factory component page (tier=lcsc) · Ray 22d ago
adc084s021cimm-etched.step adc084s021cimm: factory component page (tier=lcsc) · Ray 22d ago
adc084s021cimm-hero.glb adc084s021cimm: hero GLB from the etched model (keeps the MPN mark) · Ray 22d ago
adc084s021cimm-hero.overlay.json Publish 0.1.0 · Ray 22d ago
adc084s021cimm.glb Publish 0.1.0 · Ray 22d ago
adc084s021cimm.kicad_mod Publish 0.1.0 · Ray 22d ago
adc084s021cimm.kicad_sym Publish 0.1.0 · Ray 22d ago
adc084s021cimm.lbr Publish 0.1.0 · Ray 22d ago
adc084s021cimm.step Publish 0.1.0 · Ray 22d ago
package.json Publish 0.1.0 · Ray 22d ago
page.json Set visibility: public · Ray 22d ago
README.md Publish 0.1.0 · Ray 22d ago

ADC084S021CIMM

Texas Instruments · Analog To Digital Converters (ADCs) · VSSOP-10-0.5mm

ADC084S021CIMM from Texas Instruments, in a VSSOP-10-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip select; a conversion begins at the falling edge of CS and conversions continue as long as CS is held low.
2 VA power_in Positive supply pin that must be connected to a quiet 2.7 V to 5.25 V source and bypassed to GND with a 0.1 µF monolithic capacitor located within 1 cm of the power pin and with a 1 µF capacitor.
3 GND power_in Device ground return for all signals.
4 IN4 input Analog input channel 4, which can range from 0 V to VA.
5 IN3 input Analog input channel 3, which can range from 0 V to VA.
6 IN2 input Analog input channel 2, which can range from 0 V to VA.
7 IN1 input Analog input channel 1, which can range from 0 V to VA.
8 DIN input Digital data input through which the control register is loaded on rising edges of SCLK.
9 DOUT output Digital data output from which the output samples are clocked on falling edges of SCLK.
10 SCLK input Digital clock input that directly controls the conversion and readout processes.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-10-0.5mm
Category ADC/DAC/Data Conversion
Pins 10

CAD (KiCad official)

  • Symbol: ADC084S021CIMM
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: VSSOP-10-0.5mm (KiCad packages3D, STEP)
  • 3D model files: adc084s021cimm-etched.step / adc084s021cimm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adc084s021cimm.step / adc084s021cimm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 db9c574b36f5e44d, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF