component
ADAU7118ACPZRL
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADC), LFCSP-16(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947
{
"schema_version": 1,
"type": "component",
"slug": "adau7118acpzrl",
"title": "ADAU7118ACPZRL",
"brief": "Analog Devices Analog To Digital Converters (ADC), LFCSP-16(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"data acquisition",
"adau7118acpzrl",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "ADAU7118ACPZRL",
"manufacturer": "Analog Devices",
"package": "LFCSP-16(3x3)",
"pin_count": 17,
"category": "Data Acquisition",
"subcategory": "Analog To Digital Converters (ADC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588916379550691328",
"parts": {
"symbol": "adau7118acpzrl.kicad_sym",
"footprint": "adau7118acpzrl.kicad_mod",
"model_3d": "adau7118acpzrl-hero.glb",
"model_3d_plain": "adau7118acpzrl-etched.glb",
"model_3d_step": "adau7118acpzrl-etched.step",
"model_3d_step_plain": "adau7118acpzrl.step",
"lbr": "adau7118acpzrl.lbr"
},
"distributor_links": {
"lcsc": "C654437",
"digikey": "505-ADAU7118ACPZRLTR-ND",
"mouser": "584-ADAU7118ACPZRL"
},
"distributor_check": {
"checked_at": "2026-10-19T01:58:34Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "505-ADAU7118ACPZRLTR-ND",
"status": "found"
},
"mouser": {
"pn": "584-ADAU7118ACPZRL",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "PDM_CLK0",
"type": "output",
"description": "PDM output clock 0, with output drive strength set by PDM_CLK0_DS (2.5 mA to 15 mA at 3.3 V)."
},
{
"number": "2",
"name": "PDM_DAT0",
"type": "input",
"description": "PDM input data 0 from the digital microphone(s) on this channel pair."
},
{
"number": "3",
"name": "PDM_DAT1",
"type": "input",
"description": "PDM input data 1 from the digital microphone(s) on this channel pair."
},
{
"number": "4",
"name": "PDM_CLK1",
"type": "output",
"description": "PDM output clock 1, with output drive strength set by PDM_CLK1_DS (2.5 mA to 15 mA at 3.3 V)."
},
{
"number": "5",
"name": "PDM_DAT2",
"type": "input",
"description": "PDM input data 2 from the digital microphone(s) on this channel pair."
},
{
"number": "6",
"name": "PDM_DAT3",
"type": "input",
"description": "PDM input data 3 from the digital microphone(s) on this channel pair."
},
{
"number": "7",
"name": "SCL",
"type": "input",
"description": "I2C serial clock input; the pin is open-drain and requires pull-up resistors to IOVDD."
},
{
"number": "8",
"name": "SDA",
"type": "bidirectional",
"description": "I2C serial data; the pin is open-drain and requires pull-up resistors to IOVDD."
},
{
"number": "9",
"name": "FSYNC",
"type": "input",
"description": "I2S/TDM frame sync or left/right clock, used as the slave frame sync input."
},
{
"number": "10",
"name": "BCLK",
"type": "input",
"description": "I2S/TDM bit clock input, which the device uses as a slave clock; BCLK removal automatically powers the device down."
},
{
"number": "11",
"name": "SDATA",
"type": "output",
"description": "I2S/TDM serial data output, with output drive strength set by SDATA_DS (2.5 mA to 15 mA at 3.3 V)."
},
{
"number": "12",
"name": "ADDR/CONFIG",
"type": "input",
"description": "I2C address or standalone hardware configuration selection, set by tying the pin to IOVDD, GND, through a 47 kΩ resistor, or leaving it open."
},
{
"number": "13",
"name": "EN",
"type": "input",
"description": "Chip enable; grounding this pin disables the device into low power mode, and applying IOVDD enables normal operation."
},
{
"number": "14",
"name": "DVDD",
"type": "power_in",
"description": "Internal core digital power supply, 1.10 V to 1.98 V."
},
{
"number": "15",
"name": "GND",
"type": "power_in",
"description": "Ground."
},
{
"number": "16",
"name": "IOVDD",
"type": "power_in",
"description": "Digital input/output power supply, 1.70 V to 3.63 V."
},
{
"number": "17",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin types for FSYNC and BCLK are inferred as inputs from the slave I2S/TDM operation stated in the d; ADDR/CONFIG type is inferred as input; the datasheet describes it as a resistor/tie configuration pi; Exposed pad is listed as EP in the datasheet (not a numbered pin); it is included as EP with power_i",
"exposed pad 17 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint"
],
"pages_sent": 12,
"cost_usd": 0.06,
"at": "2026-10-19T01:58:18"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588916379550691328",
"pages": 35,
"sha256": "8b720e57686f67dd",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 17,
"described": 17,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "adau7118acpzrl.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
3,
3,
0.785
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "3eb81ffac423a66cdcfead8efe56401da171edaf1f2257049aad7b2d3900f6c8",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "adau7118acpzrl-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
3,
3,
0.785
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6f36f93aad74f8746425a6c9ecb894df2d0906ae2060737b7693cf3bf3f1c088",
"checked": "2026-10-19",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Analog Devices",
"Package": "LFCSP-16(3x3)",
"Category": "Data Acquisition",
"Pins": "17"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "8b720e57686f67dd46103011759c65224b4131b60f5cf79ef584b466adba1a93",
"rows": [
{
"name": "Digital Voltage (DVDD Pin) supply",
"symbol": "",
"kind": "recommended_operating",
"unit": "V",
"min": 1.1,
"typ": null,
"max": 1.98,
"conditions": "Supply for digital circuitry",
"source_page": 3,
"source": "datasheet"
},
{
"name": "I/O Supply Voltage (IOVDD Pin)",
"symbol": "",
"kind": "recommended_operating",
"unit": "V",
"min": 1.7,
"typ": null,
"max": 3.63,
"conditions": "Supply for input/output circuitry, including pads and level shifters",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Operating ambient temperature range",
"symbol": "TA",
"kind": "recommended_operating",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "Commercial temperature range",
"source_page": 1,
"source": "datasheet"
},
{
"name": "Output Sampling Rate",
"symbol": "fS",
"kind": "recommended_operating",
"unit": "kHz",
"min": 4,
"typ": 48,
"max": 192,
"conditions": "FSYNC pulse rate",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Bit Clock Frequency",
"symbol": "fBCLK",
"kind": "recommended_operating",
"unit": "MHz",
"min": 0.256,
"typ": 12.288,
"max": 24.576,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "PDM_CLKx Frequency",
"symbol": "fPDM_CLK",
"kind": "recommended_operating",
"unit": "MHz",
"min": 0.256,
"typ": 3.072,
"max": 6.144,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "IOVDD operating current (Operation State)",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": null,
"max": 2,
"conditions": "IOVDD = 3.3 V, 48 kHz fS, TDM-8 format, all channels driven, default drive strength, 25 pF capacitance, only one PDM_CLKx pin used",
"source_page": 4,
"source": "datasheet"
},
{
"name": "DVDD operating current (Operation State)",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": null,
"max": 1.4,
"conditions": "Over all temperatures, full voltage range and silicon skews, 8 channels, 48 kHz fS",
"source_page": 4,
"source": "datasheet"
},
{
"name": "DVDD operating current (Operation State)",
"symbol": "",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": null,
"max": 1.2,
"conditions": "DVDD = 1.8 V, 8 channels, 48 kHz fS",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Shutdown current",
"symbol": "",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 16,
"conditions": "Power applied, frame and bit clocks applied, device placed into power-down state using procedure in Table 10",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Shutdown current",
"symbol": "",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 3,
"conditions": "Power applied, frame and bit clocks applied, device placed into power-down state using procedure in Table 9",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Frequency Response",
"symbol": "",
"kind": "electrical",
"unit": "dB",
"min": -0.1,
"typ": null,
"max": 0.01,
"conditions": "DC to 0.45 × output sampling rate (fS)",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Gain",
"symbol": "",
"kind": "electrical",
"unit": "dB",
"min": 0,
"typ": 0,
"max": 0,
"conditions": "PDM to PCM",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Group Delay",
"symbol": "",
"kind": "electrical",
"unit": "FSYNC cycles",
"min": 4.47,
"typ": 4.47,
"max": 4.47,
"conditions": "0.02 fS input signal, 64× decimation",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Group Delay",
"symbol": "",
"kind": "electrical",
"unit": "FSYNC cycles",
"min": 5.02,
"typ": 5.02,
"max": 5.02,
"conditions": "0.02 fS input signal, 32× decimation",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Group Delay",
"symbol": "",
"kind": "electrical",
"unit": "FSYNC cycles",
"min": 5.83,
"typ": 5.83,
"max": 5.83,
"conditions": "0.02 fS input signal, 16× decimation",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Start-Up Time",
"symbol": "",
"kind": "electrical",
"unit": "FSYNC cycles",
"min": 63,
"typ": 64,
"max": 64,
"conditions": "After power-up reset and initialization code runs",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Interchannel Phase",
"symbol": "",
"kind": "electrical",
"unit": "Degrees",
"min": 0,
"typ": 0,
"max": 0,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "High-Pass Filter −3 dB Point",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 0.23328,
"typ": 0.9312,
"max": 242.4,
"conditions": "fS = 48 kHz, cutoff frequency set using the HPF_FC bits in the HPF_CONTROL register, typical value is default setting",
"source_page": 4,
"source": "datasheet"
},
{
"name": "FSYNC frequency",
"symbol": "fFSYNC",
"kind": "timing",
"unit": "kHz",
"min": null,
"typ": null,
"max": 192,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "BCLK frequency",
"symbol": "fBCLK",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 24.576,
"conditions": "Sample rate ranging from 4 kHz to 192 kHz",
"source_page": 5,
"source": "datasheet"
},
{
"name": "BCLK period",
"symbol": "tBCLK",
"kind": "timing",
"unit": "ns",
"min": 40.7,
"typ": null,
"max": null,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "BCLK low pulse width",
"symbol": "tBIL",
"kind": "timing",
"unit": "ns",
"min": 18,
"typ": null,
"max": null,
"conditions": "Slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.6 ns",
"source_page": 5,
"source": "datasheet"
},
{
"name": "BCLK high pulse width",
"symbol": "tBIH",
"kind": "timing",
"unit": "ns",
"min": 18,
"typ": null,
"max": null,
"conditions": "Slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.6 ns",
"source_page": 5,
"source": "datasheet"
},
{
"name": "FSYNC setup to BCLK input rising edge",
"symbol": "tLIS",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "Slave mode, FSYNC frequency = 192 kHz",
"source_page": 5,
"source": "datasheet"
},
{
"name": "FSYNC hold from BCLK input rising edge",
"symbol": "tLIH",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "Slave mode, FSYNC frequency = 192 kHz",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 20.63,
"conditions": "25 pF load over entire range of IOVDD, all temperatures and skews, default drive strength of 10 mA",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 11.71,
"conditions": "IOVDD = 3.3 V ± 10%, drive strength set to 0b00, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 10.37,
"conditions": "IOVDD = 3.3 V ± 10%, drive strength set to 0b01, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 9.03,
"conditions": "IOVDD = 3.3 V ± 10%, drive strength set to 0b10, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 8.72,
"conditions": "IOVDD = 3.3 V ± 10%, drive strength set to 0b11, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 31.02,
"conditions": "IOVDD = 1.7 V to 1.89 V, drive strength set to 0b00, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 25.83,
"conditions": "IOVDD = 1.7 V to 1.89 V, drive strength set to 0b01, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SDATA delay from BCLK output falling edge",
"symbol": "tSOD",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 20.33,
"conditions": "IOVDD = 1.7 V to 1.89 V, drive strength set to 0b11, with 25 pF load",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SCL clock frequency",
"symbol": "fSCL",
"kind": "timing",
"unit": "kHz",
"min": null,
"typ": null,
"max": 1000,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCL pulse width high",
"symbol": "tSCLH",
"kind": "timing",
"unit": "µs",
"min": 0.26,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCL pulse width low",
"symbol": "tSCLL",
"kind": "timing",
"unit": "µs",
"min": 0.5,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Start and repeated start condition setup time",
"symbol": "tSCS",
"kind": "timing",
"unit": "µs",
"min": 0.26,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Start condition hold time",
"symbol": "tSCH",
"kind": "timing",
"unit": "µs",
"min": 0.26,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data setup time",
"symbol": "tDS",
"kind": "timing",
"unit": "ns",
"min": 50,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data hold time",
"symbol": "tDH",
"kind": "timing",
"unit": "µs",
"min": 0.45,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SDA rise time",
"symbol": "tSDR",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 120,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SDA fall time",
"symbol": "tSDF",
"kind": "timing",
"unit": "ns",
"min": null,
"typ": null,
"max": 120,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Bus-free time between stop and start",
"symbol": "tBFT",
"kind": "timing",
"unit": "µs",
"min": 0.5,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Stop condition setup time",
"symbol": "tSUSTO",
"kind": "timing",
"unit": "µs",
"min": 0.26,
"typ": null,
"max": null,
"conditions": "",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data setup time (PDM)",
"symbol": "tSETUP",
"kind": "timing",
"unit": "ns",
"min": 9,
"typ": null,
"max": null,
"conditions": "PDM data latched on both edges of the clock",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data hold time (PDM)",
"symbol": "tHOLD",
"kind": "timing",
"unit": "ns",
"min": 3,
"typ": null,
"max": null,
"conditions": "PDM data latched on both edges of the clock",
"source_page": 6,
"source": "datasheet"
},
{
"name": "DVDD to Ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 1.98,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "IOVDD to Ground",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 3.63,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Junction Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 165,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Storage Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Soldering temperature",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": null,
"typ": null,
"max": 300,
"conditions": "60 sec",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Electrostatic Discharge (ESD) Susceptibility",
"symbol": "",
"kind": "absolute_maximum",
"unit": "kV",
"min": null,
"typ": null,
"max": 4.5,
"conditions": "Test model not stated",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Thermal resistance, junction-to-ambient",
"symbol": "θJA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 57,
"max": null,
"conditions": "Package CP-16-22; JEDEC 1S0P thermal test board (table footnote 1)",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Thermal resistance, junction-to-case",
"symbol": "θJC",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 15,
"max": null,
"conditions": "Package CP-16-22; JEDEC 2S2P thermal test board with four thermal vias (table footnote 2)",
"source_page": 7,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"adau7118acpzrl"
],
"discovery_pitch": "ADAU7118ACPZRL (Analog Devices) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"adau7118acpzrl.kicad_sym",
"adau7118acpzrl.kicad_mod",
"adau7118acpzrl.glb",
"adau7118acpzrl.step",
"adau7118acpzrl.lbr",
"docs/hero.png",
"docs/adau7118acpzrl-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"adau7118acpzrl-hero.glb",
"adau7118acpzrl-hero.overlay.json",
"adau7118acpzrl-etched.glb"
],
"visibility": {
"public": true
}
}