AD7606C-16BSTZ

{
  "slug": "ad7606c-16bstz",
  "version": "0.1.0",
  "type": "component",
  "description": "Analog Devices Analog To Digital Converters (ADC), LQFP-64(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "data acquisition",
    "ad7606c-16bstz",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ad7606c-16bstz.kicad_sym",
    "ad7606c-16bstz.kicad_mod",
    "ad7606c-16bstz.glb",
    "ad7606c-16bstz.step",
    "ad7606c-16bstz.lbr",
    "docs/hero.png",
    "docs/ad7606c-16bstz-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ad7606c-16bstz-hero.glb",
    "ad7606c-16bstz-hero.overlay.json",
    "ad7606c-16bstz-etched.glb"
  ],
  "component": {
    "mpn": "AD7606C-16BSTZ",
    "manufacturer": "Analog Devices",
    "package": "LQFP-64(10x10)",
    "pin_count": 64,
    "category": "Data Acquisition",
    "subcategory": "Analog To Digital Converters (ADC)",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8757321506227933184",
    "parts": {
      "symbol": "ad7606c-16bstz.kicad_sym",
      "footprint": "ad7606c-16bstz.kicad_mod",
      "model_3d": "ad7606c-16bstz-hero.glb",
      "model_3d_plain": "ad7606c-16bstz-etched.glb",
      "model_3d_step": "ad7606c-16bstz-etched.step",
      "model_3d_step_plain": "ad7606c-16bstz.step",
      "lbr": "ad7606c-16bstz.lbr"
    },
    "distributor_links": {
      "lcsc": "C5371769",
      "digikey": "505-AD7606C-16BSTZ-ND"
    },
    "distributor_check": {
      "checked_at": "2026-10-18T18:57:08Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "505-AD7606C-16BSTZ-ND",
        "status": "found"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "AVCC",
        "type": "power_in",
        "description": "Analog supply voltage of 4.75 V to 5.25 V feeds the internal front-end amplifiers and ADC core and should be decoupled to AGND."
      },
      {
        "number": "2",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry and external reference signals, and all six AGND pins must connect to the system AGND plane."
      },
      {
        "number": "3",
        "name": "OS0",
        "type": "input",
        "description": "Oversampling mode pin that selects the oversampling ratio together with OS1 and OS2, and enables software mode when all three OS pins are tied high."
      },
      {
        "number": "4",
        "name": "OS1",
        "type": "input",
        "description": "Oversampling mode pin that selects the oversampling ratio together with OS0 and OS2, and enables software mode when all three OS pins are tied high."
      },
      {
        "number": "5",
        "name": "OS2",
        "type": "input",
        "description": "Oversampling mode pin that selects the oversampling ratio together with OS0 and OS1, and enables software mode when all three OS pins are tied high."
      },
      {
        "number": "6",
        "name": "PAR/SER SEL",
        "type": "input",
        "description": "Interface selection input where logic low selects the parallel interface and logic high selects the serial interface."
      },
      {
        "number": "7",
        "name": "STBY",
        "type": "input",
        "description": "Standby mode input that, in hardware mode and combined with RANGE, selects standby or shutdown power-down mode, and is ignored in software mode so it should be tied high."
      },
      {
        "number": "8",
        "name": "RANGE",
        "type": "input",
        "description": "Analog input range selection input in hardware mode that must be tied high or low in software mode, and sets the power-down mode when STBY is low."
      },
      {
        "number": "9",
        "name": "CONVST",
        "type": "input",
        "description": "Conversion start input whose low-to-high transition samples all eight SAR ADCs, and which can be configured as an external oversampling clock in software mode."
      },
      {
        "number": "10",
        "name": "WR",
        "type": "input",
        "description": "Active-low parallel write control for register writes in software mode, with no function in hardware mode so it may be tied high, tied low, or shorted to CONVST."
      },
      {
        "number": "11",
        "name": "RESET",
        "type": "input",
        "description": "Active-high reset input where the pulse length selects full or partial reset, and a full reset pulse must be applied after power-up."
      },
      {
        "number": "12",
        "name": "RD/SCLK",
        "type": "input",
        "description": "Parallel data read control input (RD) when the parallel interface is selected, or serial clock input (SCLK) when the serial interface is selected."
      },
      {
        "number": "13",
        "name": "CS",
        "type": "input",
        "description": "Active-low chip select for ADC data reads and register reads and writes in both the serial and parallel interfaces."
      },
      {
        "number": "14",
        "name": "BUSY",
        "type": "output",
        "description": "Busy output that goes high with the CONVST rising edge and remains high until conversion is complete for all channels."
      },
      {
        "number": "15",
        "name": "FRSTDATA",
        "type": "output",
        "description": "Output that indicates when the first channel, V1, is being read back on the parallel or serial interface."
      },
      {
        "number": "16",
        "name": "DB0",
        "type": "bidirectional",
        "description": "Parallel data bit 0 three-state input/output that outputs DB0 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "17",
        "name": "DB1",
        "type": "bidirectional",
        "description": "Parallel data bit 1 three-state input/output that outputs DB1 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "18",
        "name": "DB2",
        "type": "bidirectional",
        "description": "Parallel data bit 2 three-state input/output that outputs DB2 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "19",
        "name": "DB3/DOUTE",
        "type": "bidirectional",
        "description": "Parallel data bit 3 three-state input/output that outputs DB3 when CS and RD are low, and functions as serial data output DOUTE only in 8 DOUTx mode (otherwise left unconnected)."
      },
      {
        "number": "20",
        "name": "DB4/DOUTF",
        "type": "bidirectional",
        "description": "Parallel data bit 4 three-state input/output that outputs DB4 when CS and RD are low, and functions as serial data output DOUTF only in 8 DOUTx mode (otherwise left unconnected)."
      },
      {
        "number": "21",
        "name": "DB5/DOUTG",
        "type": "bidirectional",
        "description": "Parallel data bit 5 three-state input/output that outputs DB5 when CS and RD are low, and functions as serial data output DOUTG only in 8 DOUTx mode (otherwise left unconnected)."
      },
      {
        "number": "22",
        "name": "DB6/DOUTH",
        "type": "bidirectional",
        "description": "Parallel data bit 6 three-state input/output that outputs DB6 when CS and RD are low, and functions as serial data output DOUTH only in 8 DOUTx mode (otherwise left unconnected)."
      },
      {
        "number": "23",
        "name": "VDRIVE",
        "type": "power_in",
        "description": "Logic power supply input of 1.71 V to 5.25 V that sets the interface operating voltage, nominally the same as the host DSP or FPGA supply."
      },
      {
        "number": "24",
        "name": "DB7/DOUTA",
        "type": "bidirectional",
        "description": "Parallel data bit 7 three-state input/output that outputs DB7 when CS and RD are low, and functions as serial data output DOUTA in serial mode."
      },
      {
        "number": "25",
        "name": "DB8/DOUTB",
        "type": "bidirectional",
        "description": "Parallel data bit 8 three-state input/output that outputs DB8 when CS and RD are low, and functions as serial data output DOUTB in serial mode."
      },
      {
        "number": "26",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry, and must connect to the system AGND plane."
      },
      {
        "number": "27",
        "name": "DB9/DOUTC",
        "type": "bidirectional",
        "description": "Parallel data bit 9 three-state input/output that outputs DB9 when CS and RD are low, and functions as serial data output DOUTC in software mode with the 4 or 8 DOUTx option."
      },
      {
        "number": "28",
        "name": "DB10/DOUTD",
        "type": "bidirectional",
        "description": "Parallel data bit 10 three-state input/output that outputs DB10 when CS and RD are low, and functions as serial data output DOUTD in software mode with the 4 or 8 DOUTx option."
      },
      {
        "number": "29",
        "name": "DB11/SDI",
        "type": "bidirectional",
        "description": "Parallel data bit 11 three-state input/output that outputs DB11 when CS and RD are low, and functions as serial data input SDI in software mode with the serial interface."
      },
      {
        "number": "30",
        "name": "DB12",
        "type": "bidirectional",
        "description": "Parallel data bit 12 three-state input/output that outputs DB12 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "31",
        "name": "DB13",
        "type": "bidirectional",
        "description": "Parallel data bit 13 three-state input/output that outputs DB13 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "32",
        "name": "DB14",
        "type": "bidirectional",
        "description": "Parallel data bit 14 three-state input/output that outputs DB14 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "33",
        "name": "DB15",
        "type": "bidirectional",
        "description": "Parallel data bit 15 three-state input/output that outputs DB15 when CS and RD are low, and must be tied to AGND when using the serial interface."
      },
      {
        "number": "34",
        "name": "REF SELECT",
        "type": "input",
        "description": "Internal or external reference selection where logic high enables the internal 2.5 V reference and logic low disables it and requires an external 2.5 V reference on REFIN."
      },
      {
        "number": "35",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry, and must connect to the system AGND plane."
      },
      {
        "number": "36",
        "name": "REGCAP",
        "type": "power_out",
        "description": "Decoupling pin for the 1.9 V internal regulator output (ALDO and DLDO), which must be decoupled to AGND with a separate 1 µF capacitor and sits at 1.875 V to 1.93 V."
      },
      {
        "number": "37",
        "name": "AVCC",
        "type": "power_in",
        "description": "Analog supply voltage of 4.75 V to 5.25 V feeding the internal front-end amplifiers and ADC core, to be decoupled to AGND."
      },
      {
        "number": "38",
        "name": "AVCC",
        "type": "power_in",
        "description": "Analog supply voltage of 4.75 V to 5.25 V feeding the internal front-end amplifiers and ADC core, to be decoupled to AGND."
      },
      {
        "number": "39",
        "name": "REGCAP",
        "type": "power_out",
        "description": "Decoupling pin for the 1.9 V internal regulator output (ALDO and DLDO), which must be decoupled to AGND with a separate 1 µF capacitor and sits at 1.875 V to 1.93 V."
      },
      {
        "number": "40",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry, and must connect to the system AGND plane."
      },
      {
        "number": "41",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry, and must connect to the system AGND plane."
      },
      {
        "number": "42",
        "name": "REFIN/REFOUT",
        "type": "bidirectional",
        "description": "Reference output providing the internal 2.5 V reference when REF SELECT is high, or reference input accepting an external 2.5 V when REF SELECT is low, with a 100 nF capacitor to ground close to REFGND."
      },
      {
        "number": "43",
        "name": "REFGND",
        "type": "power_in",
        "description": "Reference ground pin that must be connected to AGND."
      },
      {
        "number": "44",
        "name": "REFCAPA",
        "type": "power_out",
        "description": "Reference buffer output force and sense pin that must be connected to REFCAPB and decoupled to AGND with a low-ESR 10 µF ceramic capacitor, typically 4.4 V."
      },
      {
        "number": "45",
        "name": "REFCAPB",
        "type": "power_out",
        "description": "Reference buffer output force and sense pin that must be connected to REFCAPA and decoupled to AGND with a low-ESR 10 µF ceramic capacitor, typically 4.4 V."
      },
      {
        "number": "46",
        "name": "REFGND",
        "type": "power_in",
        "description": "Reference ground pin that must be connected to AGND."
      },
      {
        "number": "47",
        "name": "AGND",
        "type": "power_in",
        "description": "Analog ground reference for all analog circuitry, and must connect to the system AGND plane."
      },
      {
        "number": "48",
        "name": "AVCC",
        "type": "power_in",
        "description": "Analog supply voltage of 4.75 V to 5.25 V feeding the internal front-end amplifiers and ADC core, to be decoupled to AGND."
      },
      {
        "number": "49",
        "name": "V1+",
        "type": "passive",
        "description": "Channel 1 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "50",
        "name": "V1-",
        "type": "passive",
        "description": "Channel 1 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "51",
        "name": "V2+",
        "type": "passive",
        "description": "Channel 2 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "52",
        "name": "V2-",
        "type": "passive",
        "description": "Channel 2 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "53",
        "name": "V3+",
        "type": "passive",
        "description": "Channel 3 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "54",
        "name": "V3-",
        "type": "passive",
        "description": "Channel 3 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "55",
        "name": "V4+",
        "type": "passive",
        "description": "Channel 4 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "56",
        "name": "V4-",
        "type": "passive",
        "description": "Channel 4 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "57",
        "name": "V5+",
        "type": "passive",
        "description": "Channel 5 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "58",
        "name": "V5-",
        "type": "passive",
        "description": "Channel 5 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "59",
        "name": "V6+",
        "type": "passive",
        "description": "Channel 6 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "60",
        "name": "V6-",
        "type": "passive",
        "description": "Channel 6 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "61",
        "name": "V7+",
        "type": "passive",
        "description": "Channel 7 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "62",
        "name": "V7-",
        "type": "passive",
        "description": "Channel 7 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "63",
        "name": "V8+",
        "type": "passive",
        "description": "Channel 8 positive analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      },
      {
        "number": "64",
        "name": "V8-",
        "type": "passive",
        "description": "Channel 8 negative analog input pin, whose input clamp protection tolerates voltages up to ±21 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The 10 x 10 mm body size in the package hint is not stated in the provided text. The text identifies; Pin types for the analog inputs V1+ to V8- are set to passive because KiCad has no analog class. The; The datasheet labels REGCAP and REFCAPA/REFCAPB as P or REF pins without a direction. They are typed",
          "1/64 pins cited to the wrong page (name found elsewhere): ['4:OS1@p15']"
        ],
        "pages_sent": 19,
        "cost_usd": 0.1422,
        "at": "2026-10-18T18:56:43"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8757321506227933184",
        "pages": 80,
        "sha256": "51b7051688a3c9ec",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 64,
        "described": 64,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ad7606c-16bstz.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12.0,
          12.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "b0c827bc5c05552175d28affe44a5bd2ab45c9c36efff6ff07a74cc449b13db4",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ad7606c-16bstz-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12.0,
          12.0,
          1.5
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "48055007f94750ca324dd85b1312261800694ff695a3c89e61aac900f9c29d37",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}