AD7124-8BCPZ-RL7

{
  "slug": "ad7124-8bcpz-rl7",
  "version": "0.1.0",
  "type": "component",
  "description": "Analog Devices Analog To Digital Converters (ADC), LFCSP-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "data acquisition",
    "ad7124-8bcpz-rl7",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ad7124-8bcpz-rl7.kicad_sym",
    "ad7124-8bcpz-rl7.kicad_mod",
    "ad7124-8bcpz-rl7.glb",
    "ad7124-8bcpz-rl7.step",
    "ad7124-8bcpz-rl7.lbr",
    "docs/hero.png",
    "docs/ad7124-8bcpz-rl7-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ad7124-8bcpz-rl7-hero.glb",
    "ad7124-8bcpz-rl7-hero.overlay.json",
    "ad7124-8bcpz-rl7-etched.glb"
  ],
  "component": {
    "mpn": "AD7124-8BCPZ-RL7",
    "manufacturer": "Analog Devices",
    "package": "LFCSP-32(5x5)",
    "pin_count": 33,
    "category": "Data Acquisition",
    "subcategory": "Analog To Digital Converters (ADC)",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588885941083234304",
    "parts": {
      "symbol": "ad7124-8bcpz-rl7.kicad_sym",
      "footprint": "ad7124-8bcpz-rl7.kicad_mod",
      "model_3d": "ad7124-8bcpz-rl7-hero.glb",
      "model_3d_plain": "ad7124-8bcpz-rl7-etched.glb",
      "model_3d_step": "ad7124-8bcpz-rl7-etched.step",
      "model_3d_step_plain": "ad7124-8bcpz-rl7.step",
      "lbr": "ad7124-8bcpz-rl7.lbr"
    },
    "distributor_links": {
      "lcsc": "C578388",
      "digikey": "505-AD7124-8BCPZ-RL7TR-ND",
      "mouser": "584-AD7124-8BCPZ-RL7"
    },
    "distributor_check": {
      "checked_at": "2026-10-15T06:53:26Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "505-AD7124-8BCPZ-RL7TR-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "584-AD7124-8BCPZ-RL7",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "REGCAPD",
        "type": "power_out",
        "description": "Digital LDO regulator output; decouple to DGND with a 0.1 µF capacitor."
      },
      {
        "number": "2",
        "name": "IOVDD",
        "type": "power_in",
        "description": "Serial interface supply, 1.65 V to 3.6 V, independent of AVDD."
      },
      {
        "number": "3",
        "name": "DGND",
        "type": "power_in",
        "description": "Digital ground reference point."
      },
      {
        "number": "4",
        "name": "AIN0/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 0 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "5",
        "name": "AIN1/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 1 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "6",
        "name": "AIN2/IOUT/VBIAS/P1",
        "type": "passive",
        "description": "Analog input 2 that can also serve as an excitation current output, a bias voltage output, or general-purpose output P1 referenced between AVSS and AVDD."
      },
      {
        "number": "7",
        "name": "AIN3/IOUT/VBIAS/P2",
        "type": "passive",
        "description": "Analog input 3 that can also serve as an excitation current output, a bias voltage output, or general-purpose output P2 referenced between AVSS and AVDD."
      },
      {
        "number": "8",
        "name": "AIN4/IOUT/VBIAS/P3",
        "type": "passive",
        "description": "Analog input 4 that can also serve as an excitation current output, a bias voltage output, or general-purpose output P3 referenced between AVSS and AVDD."
      },
      {
        "number": "9",
        "name": "AIN5/IOUT/VBIAS/P4",
        "type": "passive",
        "description": "Analog input 5 that can also serve as an excitation current output, a bias voltage output, or general-purpose output P4 referenced between AVSS and AVDD."
      },
      {
        "number": "10",
        "name": "AIN6/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 6 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "11",
        "name": "AIN7/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 7 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "12",
        "name": "REFIN1(+)",
        "type": "input",
        "description": "Positive reference input for REFIN1; may be between AVDD and AVSS + 1 V, with a nominal 2.5 V reference (REFIN1(+) minus REFIN1(−)) and operation from 1 V to AVDD."
      },
      {
        "number": "13",
        "name": "REFIN1(−)",
        "type": "input",
        "description": "Negative reference input; may be any value between AVSS and AVDD − 1 V."
      },
      {
        "number": "14",
        "name": "AIN8/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 8 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "15",
        "name": "AIN9/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 9 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "16",
        "name": "AIN10/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 10 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "17",
        "name": "AIN11/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 11 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "18",
        "name": "AIN12/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 12 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "19",
        "name": "AIN13/IOUT/VBIAS",
        "type": "passive",
        "description": "Analog input 13 that can also serve as an excitation current output (IOUT0/IOUT1) or a bias voltage output between the two analog supply rails."
      },
      {
        "number": "20",
        "name": "AIN14/IOUT/VBIAS/REFIN2(+)",
        "type": "passive",
        "description": "Analog input 14 that can also serve as an excitation current output, a bias voltage output, or the positive reference input REFIN2(+), which may be between AVDD and AVSS + 1 V with a nominal 2.5 V reference."
      },
      {
        "number": "21",
        "name": "AIN15/IOUT/VBIAS/REFIN2(−)",
        "type": "passive",
        "description": "Analog input 15 that can also serve as an excitation current output, a bias voltage output, or the negative reference input REFIN2(−), which may be any value between AVSS and AVDD − 1 V."
      },
      {
        "number": "22",
        "name": "REFOUT",
        "type": "output",
        "description": "Buffered output of the internal 2.5 V reference."
      },
      {
        "number": "23",
        "name": "AVSS",
        "type": "power_in",
        "description": "Analog supply reference; AVDD − AVSS must be 2.7 V to 3.6 V in low-power or mid-power mode and 2.9 V to 3.6 V in full-power mode, and AVSS may be below 0 V for a dual supply (e.g. −1.8 V)."
      },
      {
        "number": "24",
        "name": "REGCAPA",
        "type": "power_out",
        "description": "Analog LDO regulator output; decouple to AVSS with a 0.1 µF capacitor."
      },
      {
        "number": "25",
        "name": "PSW",
        "type": "passive",
        "description": "Low-side power switch, connected to AVSS, used to switch off a bridge sensor between conversions."
      },
      {
        "number": "26",
        "name": "AVDD",
        "type": "power_in",
        "description": "Analog supply voltage, referenced to AVSS."
      },
      {
        "number": "27",
        "name": "SYNC",
        "type": "input",
        "description": "Synchronization logic input; when low it resets the digital filter, filter and calibration control logic and holds the modulator in reset, without affecting the digital interface."
      },
      {
        "number": "28",
        "name": "DOUT/RDY",
        "type": "output",
        "description": "Serial data output and data-ready output; it goes low when a conversion is complete and returns high before the next update if the result has not been read."
      },
      {
        "number": "29",
        "name": "DIN",
        "type": "input",
        "description": "Serial data input to the ADC input shift register, whose contents are transferred to the on-chip control registers."
      },
      {
        "number": "30",
        "name": "SCLK",
        "type": "input",
        "description": "Serial clock input with a Schmitt-trigger input, suitable for opto-isolated interfaces; it may be continuous or non-continuous."
      },
      {
        "number": "31",
        "name": "CLK",
        "type": "bidirectional",
        "description": "Clock input/output; provides the internal 614.4 kHz clock when enabled, or accepts an external clock when the internal clock is disabled."
      },
      {
        "number": "32",
        "name": "CS",
        "type": "input",
        "description": "Active-low chip select input for selecting the ADC; it can be hard-wired low for three-wire operation when SPI diagnostics are not used."
      },
      {
        "number": "33",
        "name": "EP",
        "type": "passive",
        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Pin types are not given in the datasheet. They were assigned by me under KiCad ERC conventions: anal; The pin table in the source is a Chinese translation (Rev. B, 2015). Descriptions were rendered into; The exposed pad is listed as 'EP' rather than a numbered pin. It is included as EP because the datas",
          "exposed pad 33 added from the footprint",
          "dropped thermal pad ['EP'] absent from footprint"
        ],
        "pages_sent": 61,
        "cost_usd": 0.4011,
        "at": "2026-10-15T06:53:08"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588885941083234304",
        "pages": 91,
        "sha256": "750fadb6dc6b4c99",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 33,
        "described": 33,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ad7124-8bcpz-rl7.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          5.0,
          5.0,
          0.875
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "5fa713ea46b36980895812ed853577889b7cb06d275041a39b99bc0be305dc79",
        "checked": "2026-10-15",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ad7124-8bcpz-rl7-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          5.0,
          5.0,
          0.875
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "d9137692475dc4639ff9db6408d3d29cc6c7bd6f0dba9268880a69c9103d9fb4",
        "checked": "2026-10-15",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}