component
AD5689RARUZ-RL7
Public Made by Adomby adom
Analog Devices Digital To Analog Converters (DAC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985
{
"schema_version": 1,
"type": "component",
"slug": "ad5689raruz-rl7",
"title": "AD5689RARUZ-RL7",
"brief": "Analog Devices Digital To Analog Converters (DAC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"data acquisition",
"ad5689raruz-rl7",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "AD5689RARUZ-RL7",
"manufacturer": "Analog Devices",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Data Acquisition",
"subcategory": "Digital To Analog Converters (DAC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884893635907584",
"parts": {
"symbol": "ad5689raruz-rl7.kicad_sym",
"footprint": "ad5689raruz-rl7.kicad_mod",
"model_3d": "ad5689raruz-rl7-hero.glb",
"model_3d_plain": "ad5689raruz-rl7-etched.glb",
"model_3d_step": "ad5689raruz-rl7-etched.step",
"model_3d_step_plain": "ad5689raruz-rl7.step",
"lbr": "ad5689raruz-rl7.lbr"
},
"distributor_links": {
"lcsc": "C514225"
},
"distributor_check": {
"checked_at": "2026-10-21T23:57:45Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "VREF",
"type": "power_in",
"description": "Reference voltage pin, which is the reference output when the internal reference is used and the reference input when an external reference is used; the default is reference output."
},
{
"number": "2",
"name": "NC",
"type": "unconnected",
"description": "No connect; do not connect to this pin."
},
{
"number": "3",
"name": "VOUTA",
"type": "output",
"description": "Analog output voltage from DAC A, with rail-to-rail output amplifier operation."
},
{
"number": "4",
"name": "GND",
"type": "power_in",
"description": "Ground reference point for all circuitry on the device."
},
{
"number": "5",
"name": "VDD",
"type": "power_in",
"description": "Power supply input operating from 2.7 V to 5.5 V, to be decoupled with a 10 µF capacitor in parallel with a 0.1 µF capacitor to GND."
},
{
"number": "6",
"name": "NC",
"type": "unconnected",
"description": "No connect; do not connect to this pin."
},
{
"number": "7",
"name": "VOUTB",
"type": "output",
"description": "Analog output voltage from DAC B, with rail-to-rail output amplifier operation."
},
{
"number": "8",
"name": "SDO",
"type": "output",
"description": "Serial data output used for daisy-chaining devices or for readback, with data transferred on the SCLK rising edge and valid on the falling edge."
},
{
"number": "9",
"name": "LDAC",
"type": "input",
"description": "Load DAC input operating asynchronously or synchronously; pulsing low updates either or both DAC registers when new input data is present, and the pin may be tied permanently low."
},
{
"number": "10",
"name": "GAIN",
"type": "input",
"description": "Gain select; tying to GND gives a 0 V to VREF output span and tying to VLOGIC gives a 0 V to 2 × VREF span."
},
{
"number": "11",
"name": "VLOGIC",
"type": "power_in",
"description": "Digital power supply with a voltage range of 1.62 V to 5.5 V."
},
{
"number": "12",
"name": "SCLK",
"type": "input",
"description": "Serial clock input; data is clocked into the input shift register on the falling edge at rates up to 50 MHz."
},
{
"number": "13",
"name": "SYNC",
"type": "input",
"description": "Active-low frame synchronization input; when SYNC goes low, data is transferred in on the falling edges of the next 24 clocks."
},
{
"number": "14",
"name": "SDIN",
"type": "input",
"description": "Serial data input to a 24-bit input shift register, clocked in on the falling edge of SCLK."
},
{
"number": "15",
"name": "RESET",
"type": "input",
"description": "Asynchronous, falling-edge-sensitive active-low reset that clears both DACs to zero scale or midscale per RSTSEL and must be kept low for a minimum time; LDAC pulses are ignored while low."
},
{
"number": "16",
"name": "RSTSEL",
"type": "input",
"description": "Power-on reset select; tying to GND powers both DACs up to zero scale and tying to VLOGIC powers both DACs up to midscale."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The extracted text of Figure 7 (TSSOP top view) lists pin labels in a different order than Table 7's; The datasheet does not give a KiCad electrical type for VREF; it is described as reference output by; The MPN AD5689RARUZ-RL7 is listed in the Ordering Guide as a 16-Lead TSSOP (RU-16), so the TSSOP pin"
],
"pages_sent": 12,
"cost_usd": 0.0193,
"at": "2026-10-21T23:56:02"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884893635907584",
"pages": 28,
"sha256": "130e141a164421b7",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ad5689raruz-rl7.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ad5689raruz-rl7-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "239d8c778e9c806f5c5c0d8aa2783664d40bb566d3217ca8938e6fcaa1d032db",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Analog Devices",
"Package": "TSSOP-16",
"Category": "Data Acquisition",
"Pins": "16"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "130e141a164421b7c0d07c4c6c25e9386161fa86496f9ccc6dfc613e0492382e",
"rows": [
{
"name": "Relative Accuracy (INL), Gain = 2",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -8,
"typ": 2,
"max": 8,
"conditions": "Gain = 2",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Relative Accuracy (INL), Gain = 1",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -8,
"typ": 2,
"max": 8,
"conditions": "Gain = 1",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Differential Nonlinearity",
"symbol": "DNL",
"kind": "tolerance",
"unit": "LSB",
"min": -1,
"typ": null,
"max": 1,
"conditions": "Guaranteed monotonic by design",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Zero-Code Error",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": null,
"typ": 0.4,
"max": 4,
"conditions": "All 0s loaded to DAC register",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Offset Error",
"symbol": "",
"kind": "tolerance",
"unit": "mV",
"min": -4,
"typ": 0.1,
"max": 4,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Full-Scale Error",
"symbol": "",
"kind": "tolerance",
"unit": "% of FSR",
"min": -0.2,
"typ": 0.01,
"max": 0.2,
"conditions": "All 1s loaded to DAC register",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Gain Error",
"symbol": "",
"kind": "tolerance",
"unit": "% of FSR",
"min": -0.2,
"typ": 0.02,
"max": 0.2,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Total Unadjusted Error",
"symbol": "",
"kind": "tolerance",
"unit": "% of FSR",
"min": -0.25,
"typ": 0.01,
"max": 0.25,
"conditions": "External reference; gain = 2; TSSOP",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Offset Error Drift",
"symbol": "",
"kind": "temperature_coefficient",
"unit": "µV/°C",
"min": -1,
"typ": null,
"max": 1,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Gain Temperature Coefficient",
"symbol": "",
"kind": "temperature_coefficient",
"unit": "ppm Of FSR/°C",
"min": -1,
"typ": null,
"max": 1,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "DC Power Supply Rejection Ratio",
"symbol": "",
"kind": "electrical",
"unit": "mV/V",
"min": null,
"typ": null,
"max": 0.15,
"conditions": "DAC code = midscale; VDD = 5 V ± 10%",
"source_page": 3,
"source": "datasheet"
},
{
"name": "DC Crosstalk due to single channel full-scale output change",
"symbol": "",
"kind": "electrical",
"unit": "µV",
"min": -2,
"typ": null,
"max": 2,
"conditions": "Due to single channel, full-scale output change",
"source_page": 3,
"source": "datasheet"
},
{
"name": "DC Crosstalk due to load current change",
"symbol": "",
"kind": "electrical",
"unit": "µV/mA",
"min": -3,
"typ": null,
"max": 3,
"conditions": "Due to load current change",
"source_page": 3,
"source": "datasheet"
},
{
"name": "DC Crosstalk due to powering down (per channel)",
"symbol": "",
"kind": "electrical",
"unit": "µV",
"min": -2,
"typ": null,
"max": 2,
"conditions": "Due to powering down (per channel)",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Output Voltage Range, Gain = 1",
"symbol": "VOUT",
"kind": "electrical",
"unit": "V",
"min": 0,
"typ": null,
"max": null,
"conditions": "Gain = 1",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Output Voltage Range, Gain = 2",
"symbol": "VOUT",
"kind": "electrical",
"unit": "V",
"min": 0,
"typ": null,
"max": null,
"conditions": "Gain = 2, see Figure 31",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Capacitive Load Stability",
"symbol": "",
"kind": "electrical",
"unit": "nF",
"min": null,
"typ": null,
"max": 2,
"conditions": "RL = ∞",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Capacitive Load Stability",
"symbol": "",
"kind": "electrical",
"unit": "nF",
"min": null,
"typ": null,
"max": 10,
"conditions": "RL = 1 kΩ",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Resistive Load",
"symbol": "RL",
"kind": "electrical",
"unit": "kΩ",
"min": 1,
"typ": null,
"max": null,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Load Regulation, 5 V supply",
"symbol": "",
"kind": "electrical",
"unit": "µV/mA",
"min": null,
"typ": null,
"max": 80,
"conditions": "5 V ± 10%, DAC code = midscale; −30 mA ≤ IOUT ≤ 30 mA",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Load Regulation, 3 V supply",
"symbol": "",
"kind": "electrical",
"unit": "µV/mA",
"min": null,
"typ": null,
"max": 80,
"conditions": "3 V ± 10%, DAC code = midscale; −20 mA ≤ IOUT ≤ 20 mA",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Reference Output Voltage",
"symbol": "",
"kind": "electrical",
"unit": "V",
"min": 2.4975,
"typ": null,
"max": 2.5025,
"conditions": "At ambient",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Reference Temperature Coefficient (A grade)",
"symbol": "",
"kind": "temperature_coefficient",
"unit": "ppm/°C",
"min": null,
"typ": 5,
"max": 20,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Input Low Voltage",
"symbol": "VINL",
"kind": "electrical",
"unit": "× VLOGIC",
"min": null,
"typ": null,
"max": 0.3,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Input High Voltage",
"symbol": "VINH",
"kind": "electrical",
"unit": "× VLOGIC",
"min": 0.7,
"typ": null,
"max": null,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Input Current",
"symbol": "",
"kind": "electrical",
"unit": "µA",
"min": -2,
"typ": null,
"max": 2,
"conditions": "Per pin",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Output Low Voltage (SDO)",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.4,
"conditions": "ISINK = 200 μA",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VDD, Gain = 1",
"symbol": "VDD",
"kind": "recommended_operating",
"unit": "V",
"min": 2.7,
"typ": null,
"max": 5.5,
"conditions": "Gain = 1",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VDD, Gain = 2",
"symbol": "VDD",
"kind": "recommended_operating",
"unit": "V",
"min": null,
"typ": null,
"max": 5.5,
"conditions": "Gain = 2",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VLOGIC",
"symbol": "VLOGIC",
"kind": "recommended_operating",
"unit": "V",
"min": 1.62,
"typ": null,
"max": 5.5,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Logic Supply Current",
"symbol": "ILOGIC",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 3,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Normal Mode Supply Current, internal reference off",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 0.59,
"max": 0.7,
"conditions": "VIH = VDD, VIL = GND, VDD = 2.7 V to 5.5 V; internal reference off",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Normal Mode Supply Current, internal reference on at full scale",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 1.1,
"max": 1.3,
"conditions": "VIH = VDD, VIL = GND, VDD = 2.7 V to 5.5 V; internal reference on, at full scale",
"source_page": 4,
"source": "datasheet"
},
{
"name": "All Power-Down Modes Supply Current",
"symbol": "IDD",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": 1,
"max": 4,
"conditions": "−40°C to +85°C",
"source_page": 4,
"source": "datasheet"
},
{
"name": "All Power-Down Modes Supply Current",
"symbol": "IDD",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 6,
"conditions": "−40°C to +105°C",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Output Voltage Settling Time (AD5689R)",
"symbol": "",
"kind": "timing",
"unit": "µs",
"min": null,
"typ": 5,
"max": 8,
"conditions": "¼ to ¾ scale settling to ±2 LSB",
"source_page": 5,
"source": "datasheet"
},
{
"name": "VDD to GND",
"symbol": "VDD",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "VLOGIC to GND",
"symbol": "VLOGIC",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Operating Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -40,
"typ": null,
"max": 105,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Storage Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "Junction Temperature",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": null,
"typ": null,
"max": 125,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "16-Lead TSSOP θJA Thermal Impedance",
"symbol": "θJA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 112.6,
"max": null,
"conditions": "0 Airflow (4-Layer Board)",
"source_page": 9,
"source": "datasheet"
},
{
"name": "SCLK Cycle Time",
"symbol": "t1",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK High Time",
"symbol": "t2",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK Low Time",
"symbol": "t3",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC to SCLK Falling Edge Setup Time",
"symbol": "t4",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data Setup Time",
"symbol": "t5",
"kind": "timing",
"unit": "ns",
"min": 5,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data Hold Time",
"symbol": "t6",
"kind": "timing",
"unit": "ns",
"min": 5,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK Falling Edge to SYNC Rising Edge",
"symbol": "t7",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Minimum SYNC High Time",
"symbol": "t8",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC Rising Edge to SYNC Rising Edge (DAC Register Updates)",
"symbol": "t9",
"kind": "timing",
"unit": "ns",
"min": 830,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC Falling Edge to SCLK Fall Ignore",
"symbol": "t10",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LDAC Pulse Width Low",
"symbol": "t11",
"kind": "timing",
"unit": "ns",
"min": 15,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC Rising Edge to LDAC Rising Edge",
"symbol": "t12",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC Rising Edge to LDAC Falling Edge",
"symbol": "t13",
"kind": "timing",
"unit": "ns",
"min": 30,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LDAC Falling Edge to SYNC Rising Edge",
"symbol": "t14",
"kind": "timing",
"unit": "ns",
"min": 800,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Minimum Pulse Width Low",
"symbol": "t15",
"kind": "timing",
"unit": "ns",
"min": 30,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Pulse Activation Time",
"symbol": "t16",
"kind": "timing",
"unit": "ns",
"min": 30,
"typ": null,
"max": null,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Power-Up Time",
"symbol": "",
"kind": "timing",
"unit": "µs",
"min": null,
"typ": null,
"max": 4.5,
"conditions": "2.7 V ≤ VLOGIC ≤ 5.5 V",
"source_page": 6,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ad5689raruz-rl7"
],
"discovery_pitch": "AD5689RARUZ-RL7 (Analog Devices) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ad5689raruz-rl7.kicad_sym",
"ad5689raruz-rl7.kicad_mod",
"ad5689raruz-rl7.glb",
"ad5689raruz-rl7.step",
"ad5689raruz-rl7.lbr",
"docs/hero.png",
"docs/ad5689raruz-rl7-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ad5689raruz-rl7-hero.glb",
"ad5689raruz-rl7-hero.overlay.json",
"ad5689raruz-rl7-etched.glb"
],
"visibility": {
"public": true
}
}