component

AD5421BREZ-REEL7

Public Made by Adom

by adom

Analog Devices Digital To Analog Converters (DAC), HTSSOP-28. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitionad5421brez-reel7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers ad5421brez-reel7: viewers · Ray 15d ago
ad5421brez-reel7-etched.glb Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7-etched.step ad5421brez-reel7: factory component page (tier=lcsc) · Ray 15d ago
ad5421brez-reel7-hero.glb ad5421brez-reel7: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
ad5421brez-reel7-hero.overlay.json Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7.glb Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7.kicad_mod Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7.kicad_sym Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7.lbr Publish 0.1.0 · Ray 15d ago
ad5421brez-reel7.step Publish 0.1.0 · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago

AD5421BREZ-REEL7

Analog Devices · Digital To Analog Converters (DAC) · HTSSOP-28

AD5421BREZ-REEL7 from Analog Devices, in a HTSSOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IODVDD power_in Digital interface supply pin; the digital thresholds are referenced to the voltage applied here, which may be 1.71 V to 5.5 V relative to COM.
2 SDO output Serial data output used to clock data out of the input shift register; data changes on the SCLK rising edge and is valid on the SCLK falling edge.
3 SCLK input Serial clock input; data is read into the input shift register on the SCLK falling edge, with an operating clock rate of up to 30 MHz.
4 SYNC input Active-low frame synchronization input; data is transferred on SCLK falling edges while SYNC is low, and the shift register data is latched on the SYNC rising edge.
5 SDIN input Serial data input that must be valid on the SCLK falling edge.
6 LDAC input Active-low load DAC input that updates the DAC register and output current; it must not be left floating, and if held permanently low the DAC register updates on the SYNC rising edge.
7 FAULT output Active-high fault alarm output that goes high when a fault is detected (SPI failure, PEC error, loop current out of range, loop voltage low, or over-temperature).
8 DVDD power_out 3.3 V digital supply output that must be decoupled to COM with 100 nF and 4.7 µF capacitors.
9 ALARM_CURRENT_DIRECTION input Selects the alarm current direction: connect to DVDD for upper alarm current (22.8 mA/24 mA) or to COM for lower alarm current (3.2 mA).
10 RINT/REXT input Current-setting resistor select: connect to DVDD to use the internal current-setting resistor, or to COM to use an external resistor.
11 RANGE0 input Digital input that, together with RANGE1, selects the loop current range (connect to COM or DVDD per Table 9).
12 RANGE1 input Digital input that, together with RANGE0, selects the loop current range (connect to COM or DVDD per Table 9).
13 COM power_in Ground reference pin for the AD5421; a 4.7 V Zener is recommended between LOOP- and COM for protection.
14 COM power_in Ground reference pin for the AD5421, internally common with pin 13.
15 REG_SEL2 input Together with REG_SEL1 and REG_SEL0, selects the REGOUT regulator output voltage from 1.8 V to 12 V per Table 10.
16 REG_SEL1 input Together with REG_SEL2 and REG_SEL0, selects the REGOUT regulator output voltage from 1.8 V to 12 V per Table 10.
17 REG_SEL0 input Together with REG_SEL2 and REG_SEL1, selects the REGOUT regulator output voltage from 1.8 V to 12 V per Table 10.
18 REFIN input Reference voltage input; 2.5 V is required for rated performance.
19 REFOUT2 output Internal 1.22 V reference output; a 100 nF capacitor between this pin and COM is recommended.
20 REFOUT1 output Internal 2.5 V reference output; a 100 nF capacitor between this pin and COM is recommended.
21 CIN passive External slew-rate capacitor connection to COM for loop current slew control, and AC-coupled input for the HART FSK signal.
22 REXT1 passive External current-setting resistor connection; a precision 24 kΩ resistor may be connected between REXT1 and REXT2 to improve performance.
23 REXT2 passive External current-setting resistor connection; a precision 24 kΩ resistor may be connected between REXT1 and REXT2 to improve performance.
24 LOOP- passive Loop current connection; the loop current is sensed between COM and LOOP- across the internal 52 Ω resistor, and the voltage at LOOP- is negative with respect to COM.
25 VLOOP input Voltage monitor input accepting 0 V to 2.5 V, digitized to 8 bits for the fault register; a 20:1 divider allows monitoring of loop supply up to 50 V.
26 DRIVE output Gate drive pin for an external depletion-mode MOSFET placed between the loop supply and REGIN.
27 REGIN power_in Regulator input that accepts the loop voltage directly or through an external pass transistor; the rated input is 5.5 V to 52 V relative to LOOP-.
28 REGOUT power_out Regulator output selectable from 1.8 V to 12 V via REG_SEL0-2; decouple to COM with more than 1 µF when driving a microconverter supply.
29 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Analog Devices
Package HTSSOP-28
Category Data Acquisition
Pins 29

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Total unadjusted error (TUE) 0.05 % 1
Integral nonlinearity (INL) error 0.0035 % FSR 1
Output temperature coefficient 3 ppm/°C 1
Quiescent current 300 µA 1
On-chip reference temperature coefficient 4 ppm/°C 1
Loop supply voltage range VLOOP 5.5 52 V 1
Operating temperature range -40 105 °C 1

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts COPPER POTENTIAL AS THE COM PIN AND TO A COPPER PLANE FOR 12

CAD (KiCad official)

  • Symbol: AD5421BREZ-REEL7
  • Footprint: Package_SO:TSSOP-28-1EP_4.4x9.7mm_P0.65mm_EP2.85x6.7mm
  • 3D model: HTSSOP-28 (KiCad packages3D, STEP)
  • 3D model files: ad5421brez-reel7-etched.step / ad5421brez-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad5421brez-reel7.step / ad5421brez-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (36 pp, sha256 d9214bebc999aeb6, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF