AD421BRZRL

{
  "slug": "ad421brzrl",
  "version": "0.1.0",
  "type": "component",
  "description": "Analog Devices Digital To Analog Converters (DAC), SOIC-16-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "data acquisition",
    "ad421brzrl",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ad421brzrl.kicad_sym",
    "ad421brzrl.kicad_mod",
    "ad421brzrl.glb",
    "ad421brzrl.step",
    "ad421brzrl.lbr",
    "docs/hero.png",
    "docs/ad421brzrl-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ad421brzrl-hero.glb",
    "ad421brzrl-hero.overlay.json",
    "ad421brzrl-etched.glb"
  ],
  "component": {
    "mpn": "AD421BRZRL",
    "manufacturer": "Analog Devices",
    "package": "SOIC-16-300mil",
    "pin_count": 16,
    "category": "Data Acquisition",
    "subcategory": "Digital To Analog Converters (DAC)",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586171884370579456",
    "parts": {
      "symbol": "ad421brzrl.kicad_sym",
      "footprint": "ad421brzrl.kicad_mod",
      "model_3d": "ad421brzrl-hero.glb",
      "model_3d_plain": "ad421brzrl-etched.glb",
      "model_3d_step": "ad421brzrl-etched.step",
      "model_3d_step_plain": "ad421brzrl.step",
      "lbr": "ad421brzrl.lbr"
    },
    "distributor_links": {
      "lcsc": "C19496",
      "digikey": "AD421BRZRLTR-ND",
      "mouser": "584-AD421BRZR"
    },
    "distributor_check": {
      "checked_at": "2026-10-19T07:38:15Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "AD421BRZRLTR-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "584-AD421BRZR",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "REF OUT1",
        "type": "output",
        "description": "Buffered +1.25 V precision reference output that can supply up to 0.5 mA to external circuitry, and a 100 kΩ resistive load to COM should be added if it must sink current."
      },
      {
        "number": "2",
        "name": "REF OUT2",
        "type": "output",
        "description": "Buffered +2.5 V precision reference output that can supply up to 0.5 mA to external circuitry and is connected to REF IN to use the AD421's own reference."
      },
      {
        "number": "3",
        "name": "REF IN",
        "type": "input",
        "description": "Voltage reference input that sets the DAC span, with a nominal +2.5 V required for correct operation."
      },
      {
        "number": "4",
        "name": "LV",
        "type": "input",
        "description": "Regulated voltage control input that sets VCC to 5 V nominal when connected to COM, 3.3 V nominal when connected through 0.01 µF to VCC, and 3 V nominal when connected to VCC."
      },
      {
        "number": "5",
        "name": "LATCH",
        "type": "input",
        "description": "Logic input whose rising edge loads the serial input shift register into the DAC latch, and the number of clock cycles between latch pulses selects normal or alarm current mode."
      },
      {
        "number": "6",
        "name": "CLOCK",
        "type": "input",
        "description": "Data clock input, up to 10 MHz, that clocks DATA in on its rising edge, where 16 clock cycles between LATCH pulses gives normal 4-20 mA data and more than 16 gives alarm current data."
      },
      {
        "number": "7",
        "name": "DATA",
        "type": "input",
        "description": "Serial data input that must be valid on the rising edge of CLOCK."
      },
      {
        "number": "8",
        "name": "LOOP RTN",
        "type": "output",
        "description": "Loop return output that provides the return path for current flowing in the current loop."
      },
      {
        "number": "9",
        "name": "COM",
        "type": "power_in",
        "description": "Common reference potential for the AD421 analog and digital inputs and outputs and for the voltage regulator output."
      },
      {
        "number": "10",
        "name": "C3",
        "type": "passive",
        "description": "Filtering capacitor connection that requires a low dielectric absorption ceramic capacitor between this pin and COM for internal filtering of the switched current sources."
      },
      {
        "number": "11",
        "name": "C2",
        "type": "passive",
        "description": "Filtering capacitor connection that requires a low dielectric absorption ceramic capacitor between this pin and COM, as for C3."
      },
      {
        "number": "12",
        "name": "C1",
        "type": "passive",
        "description": "Filtering capacitor connection that requires a low dielectric absorption ceramic capacitor between this pin and COM, as for C3."
      },
      {
        "number": "13",
        "name": "DRIVE",
        "type": "output",
        "description": "Output of the voltage regulator loop that controls the external pass transistor to hold the programmed VCC while providing the bias needed as loop current varies from 4 mA to 20 mA."
      },
      {
        "number": "14",
        "name": "COMP",
        "type": "passive",
        "description": "Compensation capacitor input where a capacitor connected between COMP and DRIVE is required to stabilize the regulator feedback loop."
      },
      {
        "number": "15",
        "name": "BOOST",
        "type": "output",
        "description": "Open-collector output that sinks the necessary loop current so that the current into BOOST plus the current into COM equals the programmed loop current."
      },
      {
        "number": "16",
        "name": "VCC",
        "type": "power_in",
        "description": "Power supply input that biases the AD421 and powers the rest of the transmitter, with VCC decoupled to COM by a 2.2 µF capacitor and the regulator output set by LV to 3 V, 3.3 V or 5 V nominal."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The MPN AD421BRZRL does not appear in the ordering guide (page 4). The guide lists AD421BR and AD421; Pin types were assigned from the datasheet's functional descriptions: LOOP RTN and BOOST as output, "
        ],
        "pages_sent": 5,
        "cost_usd": 0.0888,
        "at": "2026-10-19T07:35:52"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586171884370579456",
        "pages": 14,
        "sha256": "ec6f99aa9d457e85",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ad421brzrl.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
        "checked": "2026-10-19",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ad421brzrl-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "59816b291443e2cafcbe840b44522fa3c70bf724383fe23603c4e721c2a592bc",
        "checked": "2026-10-19",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}