component

93C46B

Public Made by Adom

by adom

Microchip Tech Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface ics93c46bfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers 93c46b: viewers · Ray 6d ago
93c46b-etched.glb Publish 0.1.0 · Ray 6d ago
93c46b-etched.step 93c46b: factory component page (tier=mfr) · Ray 6d ago
93c46b-hero.glb 93c46b: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
93c46b-hero.overlay.json Publish 0.1.0 · Ray 6d ago
93c46b.glb Publish 0.1.0 · Ray 6d ago
93c46b.kicad_mod Publish 0.1.0 · Ray 6d ago
93c46b.kicad_sym Publish 0.1.0 · Ray 6d ago
93c46b.lbr Publish 0.1.0 · Ray 6d ago
93c46b.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

93C46B

Microchip Tech · Pre-ordered Chips · SOIC-8

93C46B from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip Select: a high level selects the device and a low level deselects it into Standby mode, and CS must be low for 250 ns minimum (TCSL) between consecutive instructions.
2 CLK input Serial Clock synchronizes communication, with opcodes, address and data clocked in and read data clocked out on the positive edge of CLK, and CLK is a don't care when CS is low.
3 DI input Data In clocks in the Start bit, opcode, address and data synchronously with the CLK input.
4 DO output Data Out outputs read data synchronously with CLK (TPD after the positive edge of CLK) and also provides Ready/Busy status during erase and write cycles when CS is brought high after TCSL.
5 VSS power_in Ground reference pin for the device.
6 ORG/NC unconnected The ORG pin is NC on A/B devices, and 93XX46B devices are always x16 organization, so this pin has no internal connection on the 93C46B.
7 NC unconnected No internal connection.
8 VCC power_in Power supply pin; the 93C46B operates at VCC 4.5-5.5 V per the device selection table.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level input voltage VIH1 2 V VCC 2.7V 3
Low-level input voltage VIL1 -0.3 0.8 V VCC 2.7V 3
Low-level output voltage VOL1 0.4 V IOL = 2.1 mA, VCC = 4.5V 3
High-level output voltage VOH1 2.4 V IOH = -400 µA, VCC = 4.5V 3
Input leakage current ILI -1 1 µA VIN = VSS or VCC 3
Output leakage current ILO -1 1 µA VOUT = VSS or VCC 3
Pin capacitance (all inputs/outputs) CIN, COUT 7 pF VIN/VOUT = 0V (Note 1); TA = 25°C, FCLK = 1 MHz 3
Write current ICC write 500 mA FCLK = 3 MHz, VCC = 5.5V 3
Read current ICC read 100 mA FCLK = 3 MHz, VCC = 5.5V 3
Standby current (I-Temp) ICCS 1 µA I-Temp; CLK = CS = 0V; ORG = DI = VSS or VCC (Note 2) (Note 3) 3
Standby current (E-Temp) ICCS 5 µA E-Temp; CLK = CS = 0V; ORG = DI = VSS or VCC (Note 2) (Note 3) 3
VCC voltage detect VPOR 1.5 3.8 V (Note 1) 3
Clock frequency FCLK 2 MHz 2.5V VCC 5.5V 4
Clock high time TCKH 250 ns 2.5V VCC 5.5V 4
Clock low time TCKL 200 ns 2.5V VCC 5.5V 4
Chip Select setup time TCSS 50 ns 4.5V VCC 5.5V 4
Chip Select hold time TCSH 0 ns 1.8V VCC 5.5V 4
Chip Select low time TCSL 250 ns 1.8V VCC 5.5V 4
Data input setup time TDIS 100 ns 2.5V VCC 5.5V 4
Data input hold time TDIH 100 ns 2.5V VCC 5.5V 4
Data output delay time TPD 200 ns 4.5V VCC 5.5V, CL = 100 pF 4
Data output disable time TCZ 100 ns 4.5V VCC 5.5V, (Note 1) 4
Status valid time TSV 200 ns 4.5V VCC 5.5V, CL = 100 pF 4
Program cycle time (93C versions) TWC 2 ms Erase/Write mode (93C versions) 4
ERAL mode time TEC 6 ms ERAL mode, 4.5V VCC 5.5V 4
WRAL mode time TWL 15 ms WRAL mode, 4.5V VCC 5.5V 4
Clock frequency range (device supply) VCC 4.5 5.5 V 93C46B device selection table 1
Ambient temperature (Industrial) TA -40 85 °C Industrial (I) 3
Ambient temperature (Automotive) TA -40 125 °C Automotive (E) 3
VCC supply voltage VCC 7 V 3
Voltage on all inputs and outputs w.r.t. VSS -0.6 V up to VCC +1.0V 3
Storage temperature -65 150 °C 3
Ambient temperature with power applied -40 125 °C 3
ESD protection on all pins 4 kV ESD protection on all pins 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 2x3 DFN/TDFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish. 1

CAD (KiCad official)

  • Symbol: 93C46B
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 93c46b-etched.step / 93c46b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 93c46b.step / 93c46b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (38 pp, sha256 585657b44209872a, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF