component
93AA46
Public Made by Adomby adom
Microchip Tech Pre-ordered MCUs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| 93aa46-etched.glb | 1d ago |
| 93aa46-etched.step | 1d ago |
| 93aa46-hero.glb | 1d ago |
| 93aa46-hero.overlay.json | 1d ago |
| 93aa46.glb | 1d ago |
| 93aa46.kicad_mod | 1d ago |
| 93aa46.kicad_sym | 1d ago |
| 93aa46.lbr | 1d ago |
| 93aa46.step | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
93AA46
Microchip Tech · Pre-ordered MCUs · SOIC-8
93AA46 from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select: a high level selects the device, a low level deselects it into Standby mode, and CS must be low for at least 250 ns (TCSL) between consecutive instructions. |
| 2 | CLK | input | Serial Clock: synchronizes communication, with opcode, address and data bits clocked in and out on the positive edge, at up to 2 MHz for VCC ≥ 4.5V and 1 MHz for VCC < 4.5V. |
| 3 | DI | input | Serial Data Input: used to clock in the Start bit, opcode, address and data synchronously with CLK. |
| 4 | DO | tri_state | Serial Data Output: outputs read data synchronously with CLK and provides Ready/Busy status during erase/write cycles, otherwise High-Z (a pull-up resistor is needed to read Ready if status is checked after the cycle). |
| 5 | VSS | power_in | Ground. |
| 6 | ORG | input | Memory Configuration: tied to VCC selects x16 organization, tied to VSS selects x8, and it may be floated only for x16 at clock speeds of 1 MHz or less. |
| 7 | NU | unconnected | Not Utilized. |
| 8 | VCC | power_in | Power supply, operating from 1.8V to 5.5V (absolute maximum 7.0V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 1.8 | 5.5 | V | 3 | ||
| Commercial operating temperature | TA | 0 | 70 | °C | Commercial (C) | 3 | |
| Industrial operating temperature | TA | -40 | 85 | °C | Industrial (I) | 3 | |
| Supply voltage | VCC | 7 | V | 2 | |||
| Inputs and outputs voltage minimum | -0.6 | V | w.r.t. VSS; upper limit VCC +1.0V | 2 | |||
| Storage temperature | -65 | 150 | °C | 2 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 2 | |||
| Soldering temperature of leads | 300 | °C | 10 seconds | 2 | |||
| ESD protection on all pins | 4 | kV | 2 | ||||
| High-level input voltage | VIH1 | 2 | V | VCC ≥ 2.7V | 3 | ||
| Low-level input voltage | VIL1 | -0.3 | 0.8 | V | VCC ≥ 2.7V | 3 | |
| Low-level input voltage | VIL2 | -0.3 | V | VCC < 2.7V; max 0.2 VCC | 3 | ||
| Low-level output voltage | VOL1 | 0.4 | V | IOL = 2.1 mA; VCC = 4.5V | 3 | ||
| Low-level output voltage | VOL2 | 0.2 | V | IOL = 100µA; VCC = 1.8V | 3 | ||
| High-level output voltage | VOH1 | 2.4 | V | IOH = -400 µA; VCC = 4.5V | 3 | ||
| Input leakage current | ILI | -10 | 10 | µA | VIN = 0.1V to VCC | 3 | |
| Output leakage current | ILO | -10 | 10 | µA | VOUT = 0.1V to VCC | 3 | |
| Pin capacitance (all inputs/outputs) | CIN, COUT | 7 | pF | VIN/VOUT = 0V (Note 1 & 2); TA = +25°C, FCLK = 1 MHz | 3 | ||
| Operating current, write | ICC write | 3 | mA | FCLK = 2 MHz; VCC=5.5V (Note 2) | 3 | ||
| Operating current, read | ICC read | 70 | µA | FCLK = 1 MHz; VCC = 1.8V | 1 | ||
| Clock high time | TCKH | 250 | ns | 3 | |||
| Clock low time | TCKL | 250 | ns | 3 | |||
| Chip select setup time | TCSS | 50 | ns | Relative to CLK | 3 | ||
| Chip select hold time | TCSH | 0 | ns | Relative to CLK | 3 | ||
| Chip select low time | TCSL | 250 | ns | 3 | |||
| Data input setup time | TDIS | 100 | ns | Relative to CLK | 3 | ||
| Data input hold time | TDIH | 100 | ns | Relative to CLK | 3 | ||
| Data output delay time | TPD | 400 | ns | CL = 100 pF | 3 | ||
| Data output disable time | TCZ | 100 | ns | CL = 100 pF (Note 2) | 3 | ||
| Status valid time | TSV | 500 | ns | CL = 100 pF | 3 | ||
| Program cycle time, erase/write | TWC | 4 | 10 | ms | Erase/Write mode | 3 | |
| Program cycle time, ERAL | TEC | 8 | 15 | ms | ERAL mode (Vcc = 5V ± 10%) | 3 | |
| Program cycle time, WRAL | TWL | 16 | 30 | ms | WRAL mode (Vcc = 5V ± 10%) | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | mount SOIC packages. The rotated pin-out 93AA46X/ 56X/66X are offered in the “SN” package only. | 1 |
CAD (KiCad official)
- Symbol:
93AA46 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
93aa46-etched.step/93aa46-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);93aa46.step/93aa46.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (22 pp, sha256
9e8124bb7fb7343d, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).