component
8SLVD1208NBGI
Public Made by Adomby adom
RENESAS Clock Buffers, Drivers, Distributors, VQFN-28(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2d ago |
| viewers | 2d ago |
| 8slvd1208nbgi-etched.glb | 2d ago |
| 8slvd1208nbgi-etched.step | 2d ago |
| 8slvd1208nbgi-hero.glb | 2d ago |
| 8slvd1208nbgi-hero.overlay.json | 2d ago |
| 8slvd1208nbgi.glb | 2d ago |
| 8slvd1208nbgi.kicad_mod | 2d ago |
| 8slvd1208nbgi.kicad_sym | 2d ago |
| 8slvd1208nbgi.lbr | 2d ago |
| 8slvd1208nbgi.step | 2d ago |
| package.json | 2d ago |
| page.json | 2d ago |
| README.md | 2d ago |
| verification.json | 2d ago |
8SLVD1208NBGI
RENESAS · Clock Buffers, Drivers, Distributors · VQFN-28(5x5)
8SLVD1208NBGI from RENESAS, in a VQFN-28(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Power ground supply pin. |
| 2 | Q7 | output | Differential output pair 7 with LVDS interface levels. |
| 3 | nQ7 | output | Inverting differential output pair 7 with LVDS interface levels. |
| 4 | SEL | input | Reference select control pin with LVCMOS/LVTTL interface levels; 0 selects PCLK0/nPCLK0 and 1 selects PCLK1/nPCLK1, and an open pin disables the input buffers and holds the outputs static. |
| 5 | PCLK1 | input | Non-inverting differential clock/data input with internal pulldown. |
| 6 | nPCLK1 | input | Inverting differential clock/data input that defaults to VDD/2 when left floating. |
| 7 | VREF1 | output | Bias voltage reference for the PCLK1 and nPCLK1 inputs. |
| 8 | VDD | power_in | Power supply pin; the device is characterized for 2.5V ± 5% (2.375V to 2.625V). |
| 9 | PCLK0 | input | Non-inverting differential clock/data input with internal pulldown. |
| 10 | nPCLK0 | input | Inverting differential clock/data input that defaults to VDD/2 when left floating. |
| 11 | VREF0 | output | Bias voltage reference for the PCLK0 and nPCLK0 inputs. |
| 12 | Q0 | output | Differential output pair 0 with LVDS interface levels. |
| 13 | nQ0 | output | Inverting differential output pair 0 with LVDS interface levels. |
| 14 | GND | power_in | Power ground supply pin. |
| 15 | VDD | power_in | Power supply pin; the device is characterized for 2.5V ± 5% (2.375V to 2.625V). |
| 16 | Q1 | output | Differential output pair 1 with LVDS interface levels. |
| 17 | nQ1 | output | Inverting differential output pair 1 with LVDS interface levels. |
| 18 | Q2 | output | Differential output pair 2 with LVDS interface levels. |
| 19 | nQ2 | output | Inverting differential output pair 2 with LVDS interface levels. |
| 20 | Q3 | output | Differential output pair 3 with LVDS interface levels. |
| 21 | nQ3 | output | Inverting differential output pair 3 with LVDS interface levels. |
| 22 | Q4 | output | Differential output pair 4 with LVDS interface levels. |
| 23 | nQ4 | output | Inverting differential output pair 4 with LVDS interface levels. |
| 24 | Q5 | output | Differential output pair 5 with LVDS interface levels. |
| 25 | nQ5 | output | Inverting differential output pair 5 with LVDS interface levels. |
| 26 | Q6 | output | Differential output pair 6 with LVDS interface levels. |
| 27 | nQ6 | output | Inverting differential output pair 6 with LVDS interface levels. |
| 28 | VDD | power_in | Power supply pin; the device is characterized for 2.5V ± 5% (2.375V to 2.625V). |
| 29 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | VQFN-28(5x5) |
| Category | Clock/Timing |
| Pins | 29 |
CAD (KiCad official)
- Symbol:
8SLVD1208NBGI - Footprint:
Package_DFN_QFN:QFN-28-1EP_5x5mm_P0.5mm_EP3.35x3.35mm - 3D model: VQFN-28(5x5) (KiCad packages3D, STEP)
- 3D model files:
8slvd1208nbgi-etched.step/8slvd1208nbgi-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);8slvd1208nbgi.step/8slvd1208nbgi.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (21 pp, sha256
f4803109c493df1e, retrieved 2026-10-31, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).