component
74HC595
Public Made by Adomby adom
GR Shift Registers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
master
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
{
"schema_version": 1,
"type": "component",
"slug": "74hc595",
"title": "74HC595",
"brief": "GR Shift Registers, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"74hc595"
],
"component": {
"mpn": "74HC595",
"manufacturer": "GR",
"package": "SOP-16",
"pin_count": 16,
"category": "Logic",
"subcategory": "Shift Registers",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602886337032962048",
"parts": {
"symbol": "74hc595.kicad_sym",
"footprint": "74hc595.kicad_mod",
"model_3d": "74hc595.glb",
"model_3d_step": "74hc595.step",
"lbr": "74hc595.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "QB",
"type": "tri_state",
"description": "Parallel data output bit B (Q1). One of eight 3-state latched parallel outputs; drives typ. 6 mA @ VCC=4.5 V and 7.8 mA @ VCC=6 V."
},
{
"number": "2",
"name": "QC",
"type": "tri_state",
"description": "Parallel data output bit C (Q2). Latched 3-state output; enabled when /G is low, high-Z when /G is high."
},
{
"number": "3",
"name": "QD",
"type": "tri_state",
"description": "Parallel data output bit D (Q3). Latched 3-state output."
},
{
"number": "4",
"name": "QE",
"type": "tri_state",
"description": "Parallel data output bit E (Q4). Latched 3-state output."
},
{
"number": "5",
"name": "QF",
"type": "tri_state",
"description": "Parallel data output bit F (Q5). Latched 3-state output."
},
{
"number": "6",
"name": "QG",
"type": "tri_state",
"description": "Parallel data output bit G (Q6). Latched 3-state output."
},
{
"number": "7",
"name": "QH",
"type": "tri_state",
"description": "Parallel data output bit H (Q7). Latched 3-state output; final stage of the storage register."
},
{
"number": "8",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V). Absolute-max GND current ±70 mA."
},
{
"number": "9",
"name": "Q'H",
"type": "output",
"description": "Serial data output (QH'). Reflects the last stage of the shift register (Qn-1) so multiple 74HC595 devices can be cascaded to build 8n-bit SPI-style parallel outputs. Not 3-state; drives typ. 4 mA @ 4.5 V."
},
{
"number": "10",
"name": "~SCLR",
"type": "input",
"description": "Active-low shift register asynchronous clear. When SCLR = L (with /G low), all shift-register bits are cleared to 0 and Q'H = 0. Must be high for normal shifting."
},
{
"number": "11",
"name": "SCK",
"type": "input",
"description": "Shift-register clock input. On the rising edge, SER is loaded into stage 0 and the shift register advances toward Q'H. Max frequency 10 MHz @ VCC=5 V; min pulse width 20 ns."
},
{
"number": "12",
"name": "RCK",
"type": "input",
"description": "Storage/latch clock (register clock). Rising edge transfers the 8-bit shift-register contents into the output storage latches, which then appear on QA-QH (when /G is low)."
},
{
"number": "13",
"name": "~G",
"type": "input",
"description": "Active-low output enable for the QA-QH 3-state parallel outputs. /G = L drives QA-QH from the latches; /G = H forces QA-QH to high-Z. Does not affect Q'H or the shift-register contents."
},
{
"number": "14",
"name": "SER",
"type": "input",
"description": "Serial data input. Sampled on the rising edge of SCK and shifted into stage 0 of the 8-bit shift register. Setup time 20 ns, hold time 5 ns to SCK."
},
{
"number": "15",
"name": "QA",
"type": "tri_state",
"description": "Parallel data output bit A (Q0). First bit of the 8-bit latched 3-state parallel output; drives typ. 6 mA @ VCC=4.5 V."
},
{
"number": "16",
"name": "VCC",
"type": "power_in",
"description": "Positive supply, 2 V to 6 V (absolute max −0.5 V to 6.5 V). Quiescent ICC ≤ 5 µA @ VCC = 6 V. Decouple to GND with a local 0.1 µF capacitor."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8602886337032962048",
"pages": 9,
"sha256": "16ad2e36da69628c",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "74HC595",
"logic_family": "74HC",
"function_code": "595",
"function_class": "ShiftRegister",
"function_name": "8-Bit SIPO Shift Register with Output Latch",
"manufacturer": null,
"is_specialty": false
}
},
"metadata": {
"specs": {
"Manufacturer": "GR",
"Package": "SOP-16",
"Category": "Logic",
"Pins": "16"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"74hc595"
],
"discovery_pitch": "74HC595 (GR) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"74hc595.kicad_sym",
"74hc595.kicad_mod",
"74hc595.glb",
"74hc595.step",
"74hc595.lbr",
"docs/hero.png",
"docs/74hc595-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
}
}