component
74HC165D-JSM
Public Made by Adomby adom
JSMSEMI Shift Registers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
74hc165d-jsm: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
9e9f534
27d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256
{
"schema_version": 1,
"type": "component",
"slug": "74hc165d-jsm",
"title": "74HC165D-JSM",
"brief": "JSMSEMI Shift Registers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"74hc165d-jsm",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "74HC165D-JSM",
"manufacturer": "JSMSEMI",
"package": "SOP-16",
"pin_count": 16,
"category": "Logic",
"subcategory": "Shift Registers",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603384067861585920",
"parts": {
"symbol": "74hc165d-jsm.kicad_sym",
"footprint": "74hc165d-jsm.kicad_mod",
"model_3d": "74hc165d-jsm-etched.glb",
"model_3d_plain": "74hc165d-jsm.glb",
"model_3d_step": "74hc165d-jsm-etched.step",
"model_3d_step_plain": "74hc165d-jsm.step",
"lbr": "74hc165d-jsm.lbr"
},
"distributor_links": {
"lcsc": "C22447130"
},
"pins": [
{
"number": "1",
"name": "SH/LD",
"type": "input",
"description": "Shift/Load control input; LOW loads parallel inputs A-H into the register, HIGH enables serial shift operation on the rising clock edge."
},
{
"number": "2",
"name": "CLK",
"type": "input",
"description": "Clock input; register shifts on rising edge when SH/LD is HIGH and CLK INH is LOW; interchangeable with CLK INH."
},
{
"number": "3",
"name": "E",
"type": "input",
"description": "Parallel data input E; loaded into the fifth register stage when SH/LD is LOW (parallel load)."
},
{
"number": "4",
"name": "F",
"type": "input",
"description": "Parallel data input F; loaded into the sixth register stage when SH/LD is LOW (parallel load)."
},
{
"number": "5",
"name": "G",
"type": "input",
"description": "Parallel data input G; loaded into the seventh register stage when SH/LD is LOW (parallel load)."
},
{
"number": "6",
"name": "H",
"type": "input",
"description": "Parallel data input H; loaded into the eighth (last) register stage when SH/LD is LOW (parallel load)."
},
{
"number": "7",
"name": "~QH",
"type": "output",
"description": "Complementary serial output; inverted QH from the last shift-register stage; can drive up to 10 LSTTL loads."
},
{
"number": "8",
"name": "GND",
"type": "power_in",
"description": "Ground reference; 0 V supply rail."
},
{
"number": "9",
"name": "QH",
"type": "output",
"description": "Serial data output; data from the last (H) register stage shifted out MSB-first; can drive up to 10 LSTTL loads."
},
{
"number": "10",
"name": "SER",
"type": "input",
"description": "Serial data input; data present at SER is shifted into the first register stage on each rising clock edge during shift operation."
},
{
"number": "11",
"name": "A",
"type": "input",
"description": "Parallel data input A; loaded into the first register stage when SH/LD is LOW (parallel load)."
},
{
"number": "12",
"name": "B",
"type": "input",
"description": "Parallel data input B; loaded into the second register stage when SH/LD is LOW (parallel load)."
},
{
"number": "13",
"name": "C",
"type": "input",
"description": "Parallel data input C; loaded into the third register stage when SH/LD is LOW (parallel load)."
},
{
"number": "14",
"name": "D",
"type": "input",
"description": "Parallel data input D; loaded into the fourth register stage when SH/LD is LOW (parallel load)."
},
{
"number": "15",
"name": "CLK INH",
"type": "input",
"description": "Clock inhibit input; HIGH level inhibits all clock transitions; LOW level allows clocking; interchangeable with CLK."
},
{
"number": "16",
"name": "VCC",
"type": "power_in",
"description": "Positive supply voltage; recommended operating range 2 V to 6 V; absolute maximum -0.5 V to 7 V."
}
],
"provenance": {
"extractor": "extract_pins 0.2",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.2",
"primary_model": "claude-sonnet-4-6",
"primary_mode": "vision",
"consensus_model": "claude-opus-4-7",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"vision extraction: provenance cannot be text-verified; needs consensus"
],
"pages_sent": 9,
"cost_usd": 0.1966,
"at": "2026-09-17T23:15:59"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603384067861585920",
"pages": 9,
"sha256": "965241d5bb3d7d44",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "74hc165d-jsm.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
9.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "74hc165d-jsm-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
9.9,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "68b2dc46d789d4dcad35167ecd85005ebd6161177bf47fb7dc33c2f76b099cc3",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "JSMSEMI",
"Package": "SOP-16",
"Category": "Logic",
"Pins": "16"
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"74hc165d-jsm"
],
"discovery_pitch": "74HC165D-JSM (JSMSEMI) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"74hc165d-jsm.kicad_sym",
"74hc165d-jsm.kicad_mod",
"74hc165d-jsm.glb",
"74hc165d-jsm.step",
"74hc165d-jsm.lbr",
"docs/hero.png",
"docs/74hc165d-jsm-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T14:54:39.934Z"
}