component

74HC164N

Public Made by Adom

by adom

HGSEMI Shift Registers, DIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74hc164nfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74hc164n: viewers · Ray 5d ago
74hc164n-etched.glb Publish 0.1.0 · Ray 5d ago
74hc164n-etched.step 74hc164n: factory component page (tier=lcsc) · Ray 5d ago
74hc164n-hero.glb 74hc164n: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74hc164n-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74hc164n.glb Publish 0.1.0 · Ray 5d ago
74hc164n.kicad_mod Publish 0.1.0 · Ray 5d ago
74hc164n.kicad_sym Publish 0.1.0 · Ray 5d ago
74hc164n.lbr Publish 0.1.0 · Ray 5d ago
74hc164n.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74HC164N

HGSEMI · Shift Registers · DIP-14

74HC164N from HGSEMI, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Serial data input A; it is ANDed with input B (QA = A·B) to form the data entering the first register stage, and it is sampled on the rising clock edge.
2 B input Serial data input B; it is ANDed with input A (QA = A·B) to form the data entering the first register stage, and it is sampled on the rising clock edge.
3 Qa output Register output Qa, the first bit of the 8-bit shift register, which shifts one position to the right on each rising CLOCK edge.
4 Qb output Register output Qb, which shifts one position to the right on each rising CLOCK edge.
5 Qc output Register output Qc, which shifts one position to the right on each rising CLOCK edge.
6 Qd output Register output Qd, which shifts one position to the right on each rising CLOCK edge.
7 GND power_in Ground reference for the device.
8 CLOCK input Clock input, active on the rising edge, with a minimum clock or clear pulse width of 18 ns (tW).
9 CLEAR input Active-low clear input that resets the register outputs to low; minimum clear pulse width is 18 ns (tW).
10 Qe output Register output Qe, which shifts one position to the right on each rising CLOCK edge.
11 Qf output Register output Qf, which shifts one position to the right on each rising CLOCK edge.
12 Qg output Register output Qg, which shifts one position to the right on each rising CLOCK edge.
13 Qh output Register output Qh, the last bit of the 8-bit shift register, which shifts out on each rising CLOCK edge.
14 VCC power_in Positive supply; the recommended operating range is 2.0 V to 6.0 V, with an absolute maximum of 6.5 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (absolute maximum) VCC -0.5 6.5 V 3
Input/output voltage (absolute maximum), upper limit is VCC+0.5 VIN, VOUT -0.5 V max printed as VCC+0.5 3
Input/output clamp current IIK, IOK -20 20 mA 3
Output current per pin IOUT -25 25 mA 3
Current per pin into VCC or GND ICC -50 50 mA 3
Power dissipation PD 500 mW 3
Storage temperature TS -65 150 ℃ 3
Lead soldering temperature TW 260 ℃ 10s 3
Operating voltage (recommended) VCC 2 5 6 V 3
Input/output voltage (recommended), upper limit is VCC VIN, Vout 0 V max printed as VCC 3
Input rise/fall time tr tf 0 1000 ns VCC=2.0V 3
Input rise/fall time tr tf 0 500 ns VCC=4.5V 3
Input rise/fall time tr tf 0 400 ns VCC=6.0V 3
Operating temperature TA -40 85 ℃ 3
High-level input voltage VIH 1.5 V TA=25℃, VCC=2.0V 4
High-level input voltage VIH 3.15 V TA=25℃, VCC=4.5V 4
High-level input voltage VIH 4.2 V TA=25℃, VCC=6.0V 4
Low-level input voltage VIL 0.5 V TA=25℃, VCC=2.0V 4
Low-level input voltage VIL 1.35 V TA=25℃, VCC=4.5V 4
Low-level input voltage VIL 1.8 V TA=25℃, VCC=6.0V 4
High-level output voltage VOH 4.4 V TA=25℃, IOH=20μA, VCC=4.5V 4
High-level output voltage VOH 5.9 V TA=25℃, IOH=20μA, VCC=6.0V 4
High-level output voltage VOH 3.9 4.3 V TA=25℃, IOH=4.0mA, VCC=4.5V 4
High-level output voltage VOH 5.2 5.7 V TA=25℃, IOH=5.2mA, VCC=6.0V 4
Low-level output voltage (row labelled IOH=20μA as printed) VOL 0.1 V TA=25℃, IOH=20μA, VCC=2.0V 4
Low-level output voltage (row labelled IOH=4.0mA as printed) VOL 0.2 0.5 V TA=25℃, IOH=4.0mA, VCC=4.5V 4
Low-level output voltage (row labelled IOH=5.2mA as printed) VOL 0.3 0.5 V TA=25℃, IOH=5.2mA, VCC=6.0V 4
Input current IIN 1 uA TA=25℃, VI=VCC or GND, VCC=6.0V 4
Operating current (supply current) ICC 5 uA TA=25℃, VI=VCC or GND, IOUT=0μA, VCC=6.0V 4
Operating voltage (DC table) VCC 2 6 V TA=25℃ 4

CAD (KiCad official)

  • Symbol: 74HC164N
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc164n-etched.step / 74hc164n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc164n.step / 74hc164n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (8 pp, sha256 c4cbc1a54be27507, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF