74HC08PW-Q100

{
  "slug": "74hc08pw-q100",
  "version": "0.1.0",
  "type": "component",
  "description": "Nexperia Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "logic",
    "74hc08pw-q100",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "74hc08pw-q100.kicad_sym",
    "74hc08pw-q100.kicad_mod",
    "74hc08pw-q100.glb",
    "74hc08pw-q100.step",
    "74hc08pw-q100.lbr",
    "docs/hero.png",
    "docs/74hc08pw-q100-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "74hc08pw-q100-hero.glb",
    "74hc08pw-q100-hero.overlay.json"
  ],
  "component": {
    "mpn": "74HC08PW-Q100",
    "manufacturer": "Nexperia",
    "package": "TSSOP-14",
    "pin_count": 14,
    "category": "Logic",
    "subcategory": "Logic Gates",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588908226934935552",
    "parts": {
      "symbol": "74hc08pw-q100.kicad_sym",
      "footprint": "74hc08pw-q100.kicad_mod",
      "model_3d": "74hc08pw-q100-hero.glb",
      "model_3d_plain": "74hc08pw-q100.glb",
      "model_3d_step": "74hc08pw-q100-etched.step",
      "model_3d_step_plain": "74hc08pw-q100.step",
      "lbr": "74hc08pw-q100.lbr"
    },
    "distributor_links": {
      "lcsc": "C546516"
    },
    "distributor_check": {
      "checked_at": "2026-10-09T19:19:36Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "no match"
      },
      "mouser": {
        "pn": null,
        "status": "no match"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "1A",
        "type": "input",
        "description": "Data input of AND gate 1; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "2",
        "name": "1B",
        "type": "input",
        "description": "Data input of AND gate 1; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "3",
        "name": "1Y",
        "type": "output",
        "description": "Data output of AND gate 1 (Y = 1A AND 1B); output voltage range is 0 V to VCC and the output current rating is ±25 mA."
      },
      {
        "number": "4",
        "name": "2A",
        "type": "input",
        "description": "Data input of AND gate 2; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "5",
        "name": "2B",
        "type": "input",
        "description": "Data input of AND gate 2; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "6",
        "name": "2Y",
        "type": "output",
        "description": "Data output of AND gate 2 (Y = 2A AND 2B); output voltage range is 0 V to VCC and the output current rating is ±25 mA."
      },
      {
        "number": "7",
        "name": "GND",
        "type": "power_in",
        "description": "Ground reference (0 V); all datasheet voltages are referenced to this pin."
      },
      {
        "number": "8",
        "name": "3Y",
        "type": "output",
        "description": "Data output of AND gate 3 (Y = 3A AND 3B); output voltage range is 0 V to VCC and the output current rating is ±25 mA."
      },
      {
        "number": "9",
        "name": "3A",
        "type": "input",
        "description": "Data input of AND gate 3; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "10",
        "name": "3B",
        "type": "input",
        "description": "Data input of AND gate 3; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "11",
        "name": "4Y",
        "type": "output",
        "description": "Data output of AND gate 4 (Y = 4A AND 4B); output voltage range is 0 V to VCC and the output current rating is ±25 mA."
      },
      {
        "number": "12",
        "name": "4A",
        "type": "input",
        "description": "Data input of AND gate 4; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "13",
        "name": "4B",
        "type": "input",
        "description": "Data input of AND gate 4; the datasheet states inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC, with input voltage range 0 V to VCC."
      },
      {
        "number": "14",
        "name": "VCC",
        "type": "power_in",
        "description": "Supply voltage; recommended 2.0 V to 6.0 V for 74HC08-Q100 and 4.5 V to 5.5 V for 74HCT08-Q100, with absolute maximum -0.5 V to +7 V."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet gives the PW (TSSOP14, SOT402-1) pinout once for both 74HC08PW-Q100 and 74HCT08PW-Q100; Pin 14 description combines the recommended supply range (Table 5) with the absolute maximum rating "
        ],
        "pages_sent": 13,
        "cost_usd": 0.0677,
        "at": "2026-10-09T19:17:06"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588908226934935552",
        "pages": 13,
        "sha256": "6f32abaec1b6f0ca",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 14,
        "described": 14,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "74hc08pw-q100.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5.0,
          1.0
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3ee5786aae56190997aa793ba3cfc003fd616782770e29719b4562f012982245",
        "checked": "2026-10-09",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "74hc08pw-q100-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.4,
          5.0,
          1.0
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "790176abeb05687d282fa63d592dbce9b621e71f7d41aa1c25fd12e17b6615c2",
        "checked": "2026-10-09",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}