component
5P49V5923B000NLGI
Public Made by Adomby adom
RENESAS Clock Generators / Frequency Synthesizers / PLL, QFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341
{
"slug": "5p49v5923b000nlgi",
"version": "0.1.0",
"type": "component",
"description": "RENESAS Clock Generators / Frequency Synthesizers / PLL, QFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"clock and timing",
"5p49v5923b000nlgi",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"5p49v5923b000nlgi.kicad_sym",
"5p49v5923b000nlgi.kicad_mod",
"5p49v5923b000nlgi.glb",
"5p49v5923b000nlgi.step",
"5p49v5923b000nlgi.lbr",
"docs/hero.png",
"docs/5p49v5923b000nlgi-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"5p49v5923b000nlgi-hero.glb",
"5p49v5923b000nlgi-hero.overlay.json",
"5p49v5923b000nlgi-etched.glb"
],
"component": {
"mpn": "5P49V5923B000NLGI",
"manufacturer": "RENESAS",
"package": "QFN-24(4x4)",
"pin_count": 25,
"category": "Clock and Timing",
"subcategory": "Clock Generators / Frequency Synthesizers / PLL",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/e0692aa0fdc964d18d40adb74f0e9a8f.pdf",
"parts": {
"symbol": "5p49v5923b000nlgi.kicad_sym",
"footprint": "5p49v5923b000nlgi.kicad_mod",
"model_3d": "5p49v5923b000nlgi-hero.glb",
"model_3d_plain": "5p49v5923b000nlgi-etched.glb",
"model_3d_step": "5p49v5923b000nlgi-etched.step",
"model_3d_step_plain": "5p49v5923b000nlgi.step",
"lbr": "5p49v5923b000nlgi.lbr"
},
"distributor_links": {
"lcsc": "C1535721",
"digikey": "6690-5P49V5923B000NLGI-ND",
"mouser": "972-5P49V5923B000NL"
},
"distributor_check": {
"checked_at": "2026-10-30T22:55:08Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "6690-5P49V5923B000NLGI-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "972-5P49V5923B000NL",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "CLKIN",
"type": "input",
"description": "Differential clock input with a weak 100 kohm internal pull-down."
},
{
"number": "2",
"name": "CLKINB",
"type": "input",
"description": "Complementary differential clock input with a weak 100 kohm internal pull-down."
},
{
"number": "3",
"name": "XOUT",
"type": "output",
"description": "Crystal oscillator interface output, used to drive the crystal."
},
{
"number": "4",
"name": "XIN/REF",
"type": "input",
"description": "Crystal oscillator interface input, or single-ended LVCMOS clock input; the input voltage must be 1.2V max (see Overdriving the XIN/REF Interface)."
},
{
"number": "5",
"name": "VDDA",
"type": "power_in",
"description": "Analog functions power supply, connect to 1.8V to 3.3V; VDDA and VDDD must have the same voltage applied."
},
{
"number": "6",
"name": "CLKSEL",
"type": "input",
"description": "Input clock select for manual switchover: 0 = XIN/REF, XOUT (default), 1 = CLKIN, CLKINB; internal pull-down."
},
{
"number": "7",
"name": "SD/OE",
"type": "input",
"description": "Configurable as global shutdown (SD) or output enable (OE) via the SH bit; when used as OE the default polarity is active LOW, and it has a weak internal pull-down."
},
{
"number": "8",
"name": "SEL1/SDA",
"type": "bidirectional",
"description": "Configuration select input SEL1, or I2C SDA when OUT0_SEL_I2CB is low at power-up; weak internal pull-down."
},
{
"number": "9",
"name": "SEL0/SCL",
"type": "bidirectional",
"description": "Configuration select input SEL0, or I2C SCL when OUT0_SEL_I2CB is low at power-up; weak internal pull-down."
},
{
"number": "10",
"name": "VDDA",
"type": "power_in",
"description": "Analog functions power supply, connect to 1.8V to 3.3V; VDDA and VDDD must have the same voltage applied."
},
{
"number": "11",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "12",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "13",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "14",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "15",
"name": "VDDA",
"type": "power_in",
"description": "Analog functions power supply, connect to 1.8V to 3.3V; VDDA and VDDD must have the same voltage applied."
},
{
"number": "16",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "17",
"name": "OUT2",
"type": "output",
"description": "Output clock 2 (LVCMOS); output voltage set by VDDO2 at 1.8V, 2.5V or 3.3V."
},
{
"number": "18",
"name": "VDDO2",
"type": "power_in",
"description": "Output power supply, connect to 1.8V to 3.3V; sets the output voltage level for OUT2."
},
{
"number": "19",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "20",
"name": "OUT1",
"type": "output",
"description": "Output clock 1 (LVCMOS); output voltage set by VDDO1 at 1.8V, 2.5V or 3.3V."
},
{
"number": "21",
"name": "VDDO1",
"type": "power_in",
"description": "Output power supply, connect to 1.8V to 3.3V; sets the output voltage level for OUT1."
},
{
"number": "22",
"name": "VDDD",
"type": "power_in",
"description": "Digital functions power supply, connect to 1.8V to 3.3V; VDDA and VDDD must have the same voltage applied."
},
{
"number": "23",
"name": "VDDO0",
"type": "power_in",
"description": "Output power supply for OUT0_SEL_I2CB, connect to 1.8V to 3.3V; sets the output voltage level for OUT0."
},
{
"number": "24",
"name": "OUT0_SEL_I2CB",
"type": "bidirectional",
"description": "Latched at power-up to select the function of pins 8 and 9 (pull-up: SEL1/SEL0 hardware select; pull-down or float: SDA/SCL I2C), then acts as an LVCMOS reference output; internal pull-down."
},
{
"number": "25",
"name": "GND",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Table 1 lists XOUT as type 'Input', but its description calls it the crystal oscillator interface ou; Table 1 lists SEL1/SDA and SEL0/SCL as 'Input', but they become I2C SDA/SCL when OUT0_SEL_I2CB is lo; Datasheet describes this pin as Input/Output (latched input at power-up, LVCMOS output after). Typed",
"exposed pad 25 added from the footprint",
"dropped thermal pad ['EP'] absent from footprint",
"1/25 pins cited to the wrong page (name found elsewhere): ['3:XOUT@p3']"
],
"pages_sent": 11,
"cost_usd": 0.0664,
"at": "2026-10-30T22:54:52"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/e0692aa0fdc964d18d40adb74f0e9a8f.pdf",
"pages": 28,
"sha256": "d73d04035617efba",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 25,
"described": 25,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "5p49v5923b000nlgi.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
4.0,
0.77
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "096fc110543e6d324c5120c2d38e3dca87a389da9b6fac234f1fe40856295ef4",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "5p49v5923b000nlgi-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
4.0,
4.0,
0.77
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "88899a49d14494863e28c2acbe26079663e8838ad19e009d5581c0a1ebd188ff",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "NLG24P2",
"source_page": 26,
"D": {
"nom_mm": 4.0,
"range_mm": [
null,
null
]
},
"E1": {
"nom_mm": 4.0,
"range_mm": [
null,
null
]
},
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 0.9,
"range_mm": [
null,
null
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "5p49v5923b000nlgi.step",
"verdict": "PASS",
"reasons": [
"height within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
}
}