Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ZLDO1117QG33TA

Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223

ZLDO1117QG33TA from Diodes Incorporated, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ADJ/GND power_in Ground pin for the fixed-mode (3.3V) variant ZLDO1117QG33TA. In adjustable variants, a resistor divider from this pin to VOUT sets the output voltage; for the fixed 3.3V version this pin is tied to system ground.
2 VOUT power_out Regulated 3.3V output (2% tolerance, up to 1A). A minimum 4.7uF capacitor (0.05Ω <= ESR <= 0.5Ω) must be connected from this pin to ground to ensure stability. A larger output capacitor is recommended for improved AC load response. Also connected to the exposed tab.
3 VIN power_in Input supply pin (-0.03V to +18V absolute max; 2.7V to 18V recommended). Typically a large storage capacitor (0.05Ω <= ESR <= 0.5Ω) is connected from this pin to ground to keep the input from sagging below the minimum dropout voltage during load transients. VIN must remain at least 1.3V above VOUT (1.5V for correct operation) for the device to regulate properly.
TAB VOUT (Tab) power_out Exposed metal tab electrically connected to VOUT. Used as the primary thermal path; solder to a copper heat-spreading pad on the PCB. Theta_JC = 16 °C/W and Theta_JA = 107 °C/W for SOT-223.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-223
Category PMIC
Pins 4

Ordering variants

Same part, different packaging or reel option.

  • ZLDO1117QG33TA
  • ZLDO1117QK33TC

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage (+25°C) VOUT 3.267 3.3 3.333 V IO = 10mA, VIN = 5.3V 4
Output Voltage (FT) VOUT 3.235 3.365 V 0 < IO < 1A, 4.7V < VIN < 12V 4
Line Regulation (+25°C) 0.1 % IO = 0mA, VOUT + 1.5V < VIN < 12V 4
Line Regulation (FT) 0.2 % IO = 0mA, VOUT + 1.5V < VIN < 12V, FT 4
Load Regulation (+25°C) 6.6 mV VIN = 4.8V, 0 < IO < 1A 4
Load Regulation (FT) 13 mV VIN = 4.8V, 0 < IO < 1A, FT 4
Dropout Voltage VIN - VOUT 1.11 1.2 V IO = 1A, ΔVOUT = 1%VOUT 4
Quiescent Current (FT) 4 10 mA VIN < 18V, IO = 0mA, FT 4
Thermal Regulation 0.1 %/W 30ms pulse, +25°C 4
Ripple Rejection 60 80 dB VIN = VOUT + 3V, f = 120Hz, COUT = 25µF Tantalum, IOUT = 100mA 4
Input Voltage (recommended) VIN 2.7 18 V 3
Output Current (recommended) IO 0.01 1 A 3
Operating Junction Temperature Range TJ -40 125 °C 3
Operating Ambient Temperature Range TA -40 105 °C 3
Input Supply Voltage (absolute maximum) VIN -0.03 18 V Relative to Ground 2
Junction Temperature (absolute maximum) TJ 150 °C 2
Storage Temperature TST -65 150 °C 2
ESD Susceptibility HBM HBM 4000 V Human Body Model 2
ESD Susceptibility MM MM 400 V Machine Model 2
ESD Susceptibility CDM CDM 1000 V Charged Device Model 2
Junction-to-Ambient Thermal Resistance (SOT223) θJA 107 °C/W Note 9: TA = +27°C, no air flow, 2oz copper, 5.6mm x 5.6mm pad 3
Junction-to-Case Thermal Resistance (SOT223) θJC 16 °C/W Note 9: TA = +27°C, no air flow, 2oz copper, 5.6mm x 5.6mm pad 3
Temperature Stability 0.5 % IO = 10mA 4

CAD (KiCad official)

  • Symbol: ZLDO1117QG33TA
  • Footprint: Package_TO_SOT_SMD:SOT-223-3_TabPin2
  • 3D model: SOT-223 (KiCad packages3D, STEP)
  • 3D model files: zldo1117qg33ta-etched.step / zldo1117qg33ta-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); zldo1117qg33ta.step / zldo1117qg33ta.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
zldo1117qg33ta.step 64 KB You want the bare part, or you mark your own boards.
zldo1117qg33ta-etched.step 2.1 MB You want the part with ZLDO1117QG33TA already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 525 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (14 pp, sha256 52a05840bdb17cd6, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF