component
ZD24C16A-SSGMT
Public Unreviewedby Ray
Zetta EEPROM, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownZD24C16A-SSGMT
Zetta · EEPROM · SOIC-8
ZD24C16A-SSGMT from Zetta, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No Connect. The NC pin is not bonded to a die pad. May be tied to GND or left floating. On the 16K device the A2 address input is unused because all three page bits are consumed by internal addressing. |
| 2 | NC | unconnected | No Connect. Not bonded to a die pad; may be tied to GND or left floating. On the 16K device the A1 address input is unused. |
| 3 | NC | unconnected | No Connect. Not bonded to a die pad; may be tied to GND or left floating. On the 16K device the A0 address input is unused. |
| 4 | GND | power_in | Ground reference for the power supply. Must be connected to system ground. |
| 5 | SDA | bidirectional | Serial Data. Open-drain bidirectional data line for the I2C-compatible 2-wire bus. Requires an external pull-up resistor (<=10 kOhm) to VCC and may be wire-ORed with other open-drain / open-collector devices on the same bus. |
| 6 | SCL | input | Serial Clock. Input clock from the bus master used to latch data on SDA on the rising edge and clock data out on the falling edge. Must be forced high when the bus is idle or pulled high with an external pull-up resistor. |
| 7 | WP | input | Write Protect. Tie to GND for normal read/write operation. When tied to VCC, all write operations to the memory are inhibited (asserted high). If left floating the pin is internally pulled down to GND. |
| 8 | VCC | power_in | Device power supply input. Supplies source voltage to the device; operation at invalid VCC voltages is not permitted. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Zetta |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
ZD24C16A-SSGMT
CAD (KiCad official)
- Symbol:
ZD24C16A-SSGMT - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Zetta datasheet (22 pp, sha256
b348afafa94d42a8, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).