component
XT25F128FWOIGT-W
Public Unreviewedby Ray
XTX NOR FLASH, WSON-8-EP(5x6). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownXT25F128FWOIGT-W
XTX · NOR FLASH · WSON-8-EP(5x6)
XT25F128FWOIGT-W from XTX, in a WSON-8-EP(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS# | input | Chip Select input, active low. Drives the device into active mode when low and standby (deselected) when high. Required for all SPI/Dual/Quad transactions. |
| 2 | SO(IO1) | bidirectional | Serial Data Output in Standard SPI mode; becomes bidirectional I/O line IO1 in Dual/Quad SPI modes. Data is shifted out on the falling edge of SCLK. |
| 3 | WP#(IO2) | bidirectional | Write Protect input (active low) in Standard/Dual SPI mode, used together with the SRP/BP bits to hardware-lock the status register and array. Becomes bidirectional I/O line IO2 when Quad SPI mode is enabled (QE=1). |
| 4 | VSS | power_in | Device ground reference (0 V). |
| 5 | SI(IO0) | bidirectional | Serial Data Input in Standard SPI mode; becomes bidirectional I/O line IO0 in Dual/Quad SPI modes. Input data is latched on the rising edge of SCLK. |
| 6 | SCLK | input | Serial Clock input. Supports SPI modes 0 and 3 up to 133 MHz. Input data on SI/IOx is latched on the rising edge; SO/IOx changes on the falling edge (SDR). |
| 7 | HOLD#/RESET#(IO3) | bidirectional | Multi-function pin. In Standard/Dual SPI with QE=0, acts as HOLD# (pauses serial communication when low) or RESET# (asserts a hardware reset when low, tRLRH>=1 us, tRB<=12 ms) depending on the HOLD/RST status register bit. When QE=1 (Quad SPI enabled), the pin becomes bidirectional I/O line IO3 and the HOLD#/RESET# functions are disabled. |
| 8 | VCC | power_in | Core and I/O power supply, 2.7 V to 3.6 V (nominal 3.3 V). Typical active read current 8 mA at 80 MHz; deep power-down current 0.5 uA typical. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XTX |
| Package | WSON-8-EP(5x6) |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
XT25F128FWOIGT-WXT25F128FWOIGA-WXT25F128FSSIGU-W
CAD (KiCad official)
- Symbol:
XT25F128FWOIGT-W - Footprint:
Package_SON:WSON-8-1EP_6x5mm_P1.27mm_EP3.4x4.3mm - 3D model: WSON-8-EP(5x6) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XTX datasheet (61 pp, sha256
1c516635c433e561, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).