Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

XL2515-TSS

XINLUDA · CAN Controllers · TSSOP-20

XL2515-TSS from XINLUDA, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXCAN output Transmit output pin to the CAN bus. Drives the TX input of an external CAN transceiver.
2 RXCAN input Receive input pin from the CAN bus. Connects to the RX output of an external CAN transceiver.
3 CLKOUT/SOF output Clock output pin with programmable prescaler; alternately configurable as Start-of-Frame (SOF) signal for time-slot-based protocols and bus diagnostics.
4 TX0RTS input Transmit buffer TXB0 Request-to-Send input, or general-purpose digital input. 100 kΩ internal pull-up to VDD. Active low.
5 TX1RTS input Transmit buffer TXB1 Request-to-Send input, or general-purpose digital input. 100 kΩ internal pull-up to VDD. Active low.
6 NC unconnected No internal connection.
7 TX2RTS input Transmit buffer TXB2 Request-to-Send input, or general-purpose digital input. 100 kΩ internal pull-up to VDD. Active low.
8 OSC2 output Crystal oscillator output pin. Connects to one terminal of the external crystal/resonator.
9 OSC1 input Crystal oscillator input, or external clock input. Connects to one terminal of the external crystal or is driven from an external clock source.
10 VSS power_in Ground reference for logic and I/O pins.
11 RX1BF output Receive buffer RXB1 interrupt output, or general-purpose digital output. Active low when used as buffer-full interrupt.
12 RX0BF output Receive buffer RXB0 interrupt output, or general-purpose digital output. Active low when used as buffer-full interrupt.
13 INT output Interrupt output pin to the host MCU. Active low; asserted on any enabled CAN interrupt condition.
14 SCK input SPI clock input from the host MCU. Supports SPI modes 0,0 and 1,1 up to 10 MHz.
15 NC unconnected No internal connection.
16 SI input SPI serial data input (MOSI from host). Data is sampled on the rising edge of SCK.
17 SO output SPI serial data output (MISO to host). Data changes on the falling edge of SCK; high-impedance when CS is high.
18 CS input SPI chip-select input, active low. Must be held low for the duration of each SPI transaction.
19 RESET input Active-low device reset input. Reinitialises internal registers and enters Configuration mode.
20 VDD power_in Positive supply for logic and I/O pins. Operating range 2.7V to 5.5V; typical active current 5 mA, sleep current 1 μA.

Key specifications

Parameter Value
Manufacturer XINLUDA
Package TSSOP-20
Category Interface
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • XL2515-TSS

CAD (KiCad official)

  • Symbol: XL2515-TSS
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XINLUDA datasheet (21 pp, sha256 85c17507bc04b604, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF