component

WSTDW01

Public Unreviewed

by Ray

Winsok Semicon Battery Management, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicwstdw01
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

WSTDW01

Winsok Semicon · Battery Management · SOT-23-6

WSTDW01 from Winsok Semicon, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OD output Discharge control output. Drives the gate of the external discharge N-MOSFET (M1). Output swings between VCC (VDH ~ VCC-0.02V) and GND (VDL ~ 0.1V, max 0.5V). Pulled low to disconnect the load on overdischarge or overcurrent events.
2 CS input Current sense and charger detect input. Monitors the voltage across the two series MOSFETs (M1/M2) referenced to VSS to detect overcurrent (VOI1 ≈ 150mV), short circuit (VOI2 ≈ 1.35V), and charger presence (VCH ≈ -0.7V). Absolute max range VDD-26V to VDD+0.3V; typically tied to BATT- through a 1kΩ resistor (R2).
3 OC output Charge control output. Drives the gate of the external charge N-MOSFET (M2). Output swings between VCC (VCH ~ VCC-0.02V) and GND (VCL ~ 0.1V, max 0.5V). Pulled low to block charging when an overcharge condition is detected.
4 TD input Test pin used by the manufacturer to reduce internal delay times. In normal application this pin is left unconnected (see Typical Application Circuit).
5 VCC power_in Positive supply pin. Connected to the cell positive terminal through a series resistor R1 (~100Ω) with a 0.1µF decoupling capacitor C1 to GND. Operating range up to 10V absolute maximum (VSS-0.3 to VSS+10V).
6 GND power_in Ground / VSS reference pin. Connected to the cell negative terminal (BATT cell -) at the R1/C1 junction, upstream of the protection MOSFETs.

Key specifications

Parameter Value
Manufacturer Winsok Semicon
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • WSTDW01A

CAD (KiCad official)

  • Symbol: WSTDW01
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
wstdw01.step 97 KB You want the bare part, or you mark your own boards.
wstdw01-etched.step 1.3 MB You want the part with WSTDW01 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 346 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Winsok Semicon datasheet (7 pp, sha256 f161e9f6338a9fd8, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF