component

VBA3410

Public Unreviewed

by Ray

VBsemi Elec MOSFETs, SO-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componenttransistors-thyristorsvba3410
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

VBA3410

VBsemi Elec · MOSFETs · SO-8

VBA3410 from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET #1. Body-diode anode; carries source current up to IS = 17 A continuous / 45 A pulsed at TC = 25 °C.
2 G1 input Gate of MOSFET #1. VGS(th) typ. 1.2 V (min), 2.5 V (max); absolute-maximum VGS = ±20 V. Gate charge Qg ≈ 5.9 nC at VGS = 5 V.
3 S2 passive Source of MOSFET #2. Body-diode anode; carries source current up to IS = 17 A continuous / 45 A pulsed at TC = 25 °C.
4 G2 input Gate of MOSFET #2. VGS(th) typ. 1.2 V (min), 2.5 V (max); absolute-maximum VGS = ±20 V. Gate charge Qg ≈ 5.9 nC at VGS = 5 V.
5 D2 passive Drain of MOSFET #2 (paralleled with pin 6). VDS abs-max = 40 V; RDS(on) = 10 mΩ at VGS = 10 V. Both D2 pins should be tied together on the PCB for full current handling and thermal performance.
6 D2 passive Drain of MOSFET #2 (paralleled with pin 5). VDS abs-max = 40 V; RDS(on) = 10 mΩ at VGS = 10 V. Both D2 pins should be tied together on the PCB for full current handling and thermal performance.
7 D1 passive Drain of MOSFET #1 (paralleled with pin 8). VDS abs-max = 40 V; RDS(on) = 10 mΩ at VGS = 10 V. Both D1 pins should be tied together on the PCB for full current handling and thermal performance.
8 D1 passive Drain of MOSFET #1 (paralleled with pin 7). VDS abs-max = 40 V; RDS(on) = 10 mΩ at VGS = 10 V. Both D1 pins should be tied together on the PCB for full current handling and thermal performance.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: VBA3410
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (9 pp, sha256 0593ea1ca06ab621, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF