component
ULN2004ADTR
Public Unreviewedby Ray
XBLW Darlington Transistor Arrays, SOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownULN2004ADTR
XBLW · Darlington Transistor Arrays · SOP-16
ULN2004ADTR from XBLW, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1B | input | Base input of Darlington channel 1; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 2 | 2B | input | Base input of Darlington channel 2; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 3 | 3B | input | Base input of Darlington channel 3; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 4 | 4B | input | Base input of Darlington channel 4; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 5 | 5B | input | Base input of Darlington channel 5; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 6 | 6B | input | Base input of Darlington channel 6; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 7 | 7B | input | Base input of Darlington channel 7; compatible with TTL/CMOS logic levels, V_IN max 30 V. |
| 8 | E | power_in | Ground / common emitter return; all seven Darlington emitters tied to this pin. |
| 9 | COM | power_in | Common cathode of seven free-wheeling suppression diodes; connect to inductive-load supply rail, V_CE(max) 50 V. |
| 10 | 7C | output | Open-collector output of Darlington channel 7; sinks up to 500 mA continuous, V_CE max 50 V. |
| 11 | 6C | output | Open-collector output of Darlington channel 6; sinks up to 500 mA continuous, V_CE max 50 V. |
| 12 | 5C | output | Open-collector output of Darlington channel 5; sinks up to 500 mA continuous, V_CE max 50 V. |
| 13 | 4C | output | Open-collector output of Darlington channel 4; sinks up to 500 mA continuous, V_CE max 50 V. |
| 14 | 3C | output | Open-collector output of Darlington channel 3; sinks up to 500 mA continuous, V_CE max 50 V. |
| 15 | 2C | output | Open-collector output of Darlington channel 2; sinks up to 500 mA continuous, V_CE max 50 V. |
| 16 | 1C | output | Open-collector output of Darlington channel 1; sinks up to 500 mA continuous, V_CE max 50 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XBLW |
| Package | SOP-16 |
| Category | Transistors/Thyristors |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
ULN2004ADTR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XBLW datasheet (10 pp, sha256
076a4ef1512f1831, retrieved 2026-09-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-sonnet-4-6(vision), consensusclaude-opus-4-7(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).