component
TX4215
Public Unreviewedby Ray
XDS DC-DC Converters, ESOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTX4215
XDS · DC-DC Converters · ESOP-8
TX4215 from XDS, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SW | passive | Switch node. Drain of internal power NMOS; connects to the boost inductor and Schottky rectifier. Keep the trace between SW, inductor and Schottky short to reduce ringing/EMI. |
| 2 | VIN | power_in | Chip supply pin (芯片供电脚). Powers the internal control circuitry. For PVIN<6V this pin can be tied to VOUT; for PVIN>=6V it can be tied to PVIN directly. Absolute max 21.5V. |
| 3 | EN | input | Chip enable, active high. Internal 380kΩ pull-down. VIH >= 2V, VIL <= 0.4V, absolute max 6V. Drive low to shut down the converter, high to enable boost operation. |
| 4 | AVDD | power_out | Internal LDO supply output (~4.83V typ at PVIN=7.4V). Bypass to GND with a 2.2µF capacitor. Do not load externally beyond what the LDO can support. |
| 5 | AGND | power_in | Analog ground. Return for the internal control/analog circuitry. Tie to the system ground plane close to the chip. |
| 6 | COMP | passive | Loop compensation pin. Connect an external RC network (typ 100kΩ + 15pF to GND) to set the control-loop bandwidth and stability. |
| 7 | FB | input | Output voltage feedback input. Regulates to VFB=1.18V. Set VOUT via a resistor divider RSH/RSL from VOUT to FB to GND: VOUT = 1.18 × (RSH/RSL + 1). RSL must be > 30kΩ. |
| 8 | OC | input | Input current-limit programming pin. A resistor RLIM from OC to GND sets the peak input current limit (e.g. RLIM=24kΩ→6A, RLIM=82kΩ→10A). Maximum device current-limit setpoint is 12A. |
| 9 | PGND | power_in | Power ground / exposed thermal pad on package bottom. Return for the internal power NMOS source. Must be soldered to a wide copper PGND plane for both current return and heat dissipation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XDS |
| Package | ESOP-8 |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
TX4215
CAD (KiCad official)
- Symbol:
TX4215 - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: ESOP-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XDS datasheet (11 pp, sha256
333b6a60f90b82f6, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).