Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TX4152

XDS · DC-DC Converters · SOP-14

TX4152 from XDS, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW1 output Switch node 1. Internal high-side/low-side MOSFET drain output. Connect to the external inductor. Pins 1 and 2 (SW1/SW2) are tied together on the package. Absolute-max voltage -1V to 65V.
2 SW2 output Switch node 2. Connected internally with SW1; both pins should be tied together and connected to the inductor to reduce trace impedance. Absolute-max voltage -1V to 65V.
3 OUT input Output voltage sense pin. Connect to the converter's output rail for internal feedback/protection.
4 ISK power_out Internal LDO output. Decouple with a small ceramic capacitor to GND. Output range approximately 5V-11V (VISK).
5 EN input Enable input. Pull below ~0.3V to shut the chip down (IQ ≈ 300µA); drive above ~4.25V to enable. Recommended drive 4-5V. Absolute-max 65V.
6 FB input Feedback input for the internal error amplifier. Connect to an R5/R6 divider from OUT. VREF = 1.2V; VOUT = VREF·[1 + (R5/R6)].
7 ILIM input Current-limit programming pin. Connect resistor RLIM to GND: RLIM(kΩ) = 34.2·IMAX(A) (datasheet also cites 32.5·Imax in application section). Absolute-max 6V.
8 FREQ input Switching-frequency programming pin. Connect resistor R1 from FREQ to GND: R1(kΩ) = 20900 / fosc(kHz). Leaving FREQ floating gives ~80 kHz; R1=120kΩ gives ~175 kHz. Absolute-max 6V.
9 GND power_in Ground return. Pins 9, 13, and 14 are all GND and should be tied to the system ground plane.
10 BOOST passive Bootstrap capacitor pin for the high-side MOSFET gate drive. Connect a small capacitor (e.g. 0.1µF) between BOOST and SW. Absolute-max 72V; BOOST-SW absolute-max 12V.
11 VIN1 power_in Power input, 8V to 60V. Tie pins 11 (VIN1) and 12 (VIN2) together and bypass with input capacitors close to the pin. Absolute-max 65V.
12 VIN2 power_in Power input, connected internally to VIN1. Tie to VIN1 (pin 11) at the package.
13 GND power_in Ground return. Tie to system ground plane together with pins 9 and 14.
14 GND power_in Ground return. Tie to system ground plane together with pins 9 and 13.

Key specifications

Parameter Value
Manufacturer XDS
Package SOP-14
Category PMIC
Pins 14

CAD (KiCad official)

  • Symbol: TX4152
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XDS datasheet (11 pp, sha256 1de7ca24983be89e, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF