TPW4051-TR
Public Unreviewedby Ray
3PEAK Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, TSSOP-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownTPW4051-TR
3PEAK · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · TSSOP-16
TPW4051-TR from 3PEAK, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A4 | bidirectional | Channel 4 analog input or output. Connects to common pin A when S2=H, S1=L, S0=L and /E=L. |
| 2 | A6 | bidirectional | Channel 6 analog input or output. Connects to common pin A when S2=H, S1=H, S0=L and /E=L. |
| 3 | A | bidirectional | Common analog input or output. Routed to one of A0-A7 based on the S0/S1/S2 select code when /E is low. |
| 4 | A7 | bidirectional | Channel 7 analog input or output. Connects to common pin A when S2=H, S1=H, S0=H and /E=L. |
| 5 | A5 | bidirectional | Channel 5 analog input or output. Connects to common pin A when S2=H, S1=L, S0=H and /E=L. |
| 6 | /E | input | Enable input, active low. When /E is HIGH all switches are turned off (high-impedance). When /E is LOW the channel selected by S0/S1/S2 is connected to A. |
| 7 | VEE | power_in | Negative power supply input. Typically tied to GND for single-supply operation or to a negative rail (e.g. -5V) for dual-supply operation. Analog signal range extends to the supplies. |
| 8 | GND | power_in | Ground / logic reference for the digital control inputs (S0, S1, S2, /E). |
| 9 | S2 | input | Digital channel-select input, MSB of the 3-bit address. Combined with S1 and S0 to select one of eight channels A0-A7. |
| 10 | S1 | input | Digital channel-select input, middle bit of the 3-bit address. Combined with S2 and S0 to select one of eight channels A0-A7. |
| 11 | S0 | input | Digital channel-select input, LSB of the 3-bit address. Combined with S2 and S1 to select one of eight channels A0-A7. |
| 12 | A3 | bidirectional | Channel 3 analog input or output. Connects to common pin A when S2=L, S1=H, S0=H and /E=L. |
| 13 | A0 | bidirectional | Channel 0 analog input or output. Connects to common pin A when S2=L, S1=L, S0=L and /E=L. |
| 14 | A1 | bidirectional | Channel 1 analog input or output. Connects to common pin A when S2=L, S1=L, S0=H and /E=L. |
| 15 | A2 | bidirectional | Channel 2 analog input or output. Connects to common pin A when S2=L, S1=H, S0=L and /E=L. |
| 16 | VCC | power_in | Positive power supply input. Supports 3.3V, 5V, 10V or +5V (with VEE=-5V). Maximum supply is 12V (VCC-VEE). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | 3PEAK |
| Package | TSSOP-16 |
| Category | PMIC |
| Pins | 16 |
Ordering variants
Same part, different packaging or reel option.
TPW4051-TRSRTPW4051-TRTPW4051-TRQF4R
CAD (KiCad official)
- Symbol:
TPW4051-TR - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
tpw4051-tr.step |
205 KB | You want the bare part, or you mark your own boards. |
tpw4051-tr-etched.step |
2.1 MB | You want the part with TPW4051-TR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 546 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: 3PEAK datasheet (18 pp, sha256
bd4e957af6fb0839, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).