component

TPT7721-SO1R

Public Unreviewed

by Ray

3PEAK Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOP-8-150mil. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmictpt7721-so1r
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPT7721-SO1R

3PEAK · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOP-8-150mil

TPT7721-SO1R from 3PEAK, in a SOP-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCCA power_in Power supply for side A (VCCA). Operating range 2.25 V to 5.5 V; abs-max 6 V. UVLO rising threshold ~2 V.
2 OUT1 output Channel 1 digital isolator output (side A). Drives up to ±4 mA at VCC=5 V (±2 mA at 3.3 V, ±1 mA at 2.5 V). Corresponds to channel-1 signal received across the isolation barrier from IN1 on side B.
3 IN2 input Channel 2 digital isolator input (side A). CMOS/LVCMOS logic level: VIH ≥ 2 V, VIL ≤ 0.8 V; ~2 pF input capacitance. Sends channel-2 signal across the barrier to OUT2 on side B.
4 GNDA power_in Ground reference for the side-A supply (VCCA). Isolated from GNDB by the SiO2 capacitive barrier.
5 GNDB power_in Ground reference for the side-B supply (VCCB). Isolated from GNDA by the SiO2 capacitive barrier.
6 OUT2 output Channel 2 digital isolator output (side B). Drives up to ±4 mA at VCC=5 V. Delivers the channel-2 signal received across the barrier from IN2 on side A.
7 IN1 input Channel 1 digital isolator input (side B). CMOS/LVCMOS logic level: VIH ≥ 2 V, VIL ≤ 0.8 V; ~2 pF input capacitance. Sends channel-1 signal across the barrier to OUT1 on side A.
8 VCCB power_in Power supply for side B (VCCB). Operating range 2.25 V to 5.5 V; abs-max 6 V. UVLO rising threshold ~2 V.

Key specifications

Parameter Value
Manufacturer 3PEAK
Package SOP-8-150mil
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TPT7721-SO1R
  • TPT7721F-SO1R

CAD (KiCad official)

  • Symbol: TPT7721-SO1R
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8-150mil (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: 3PEAK datasheet (19 pp, sha256 b45cfb2ac2df2ba8, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF