Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS92515QDGQRQ1

Texas Instruments · LED Drivers · MSOP-10-EP

TPS92515QDGQRQ1 from Texas Instruments, in a MSOP-10-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COFF input Off-time programming pin. Connect a resistor from VOUT and a capacitor to GND to set the constant OFF-time (COFF threshold ≈ 1.00 V, tOFF(max) ≈ 230 µs).
2 VCC power_out 5 V internal regulator output (typ 5.0 V, 4.8-5.2 V, current limit ~19 mA). Requires a decoupling capacitor to GND; used to bias internal circuitry and can supply the BOOT diode.
3 GND power_in Device ground reference for control circuitry and VCC regulator return.
4 BOOT input Bootstrap supply for the high-side N-FET gate driver. Connect a ceramic capacitor between BOOT and SW and a diode from VCC to BOOT (BOOT-to-SW absolute max 5.5 V; BOOT-to-GND up to 50.5 V).
5 SW output Internal N-channel MOSFET source / switch node. Connect to the output inductor; swings between VIN and GND during switching.
6 DRN input Internal N-channel MOSFET drain. Connect externally to the CSN node (downstream of the current-sense resistor) to complete the high-side switch path.
7 CSN input Current-sense negative input. Connect the current-sense resistor from VIN to CSN for high-side peak current control (VCST peak threshold ≈ 240 mV when VIADJ = VCC).
8 VIN power_in Input supply pin (5.5 V to 42 V for TPS92515-Q1; also the current-sense positive input reference). VIN UVLO falling threshold ≈ 4.90 V.
9 PWM input PWM/UVLO dimming input. Drive with a PWM signal to pulse-width modulate the LED current from the analog-controlled maximum level; tie to VCC if unused (threshold ≈ 1.0 V, absolute max 5.5 V).
10 IADJ input Analog output-current adjust input (0.1 V to 2.2 V linear range, absolute max 5.5 V). Connect to an external divider or reference to scale peak current, or tie to VCC for full-scale operation.
PAD Thermal pad power_in Exposed PowerPAD on package bottom. Connect to the GND plane for electrical ground and thermal dissipation (RθJC(bot) ≈ 5.3 °C/W).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10-EP
Category LED Drivers
Pins 11

Ordering variants

Same part, different packaging or reel option.

  • TPS92515QDGQRQ1

CAD (KiCad official)

  • Symbol: TPS92515QDGQRQ1
  • Footprint: Package_SO:MSOP-10-1EP_3x3mm_P0.5mm_EP1.68x1.88mm
  • 3D model: MSOP-10-EP (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 b6e415ec88013b0b, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF