component
TPS7B4253QDDARQ1
Public Unreviewedby Ray
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTPS7B4253QDDARQ1
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8-EP
TPS7B4253QDDARQ1 from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | power_out | Regulated output. Block to GND with a ceramic capacitor (10 to 500 µF, ESR 1 mΩ to 20 Ω) close to the device pins per the Output Capacitor requirements. Supplies up to 300 mA at 2 V to 40 V (SO PowerPAD). |
| 2 | NC | unconnected | No internal connection. |
| 3 | GND | power_in | Ground reference. |
| 4 | FB | input | Feedback input for the tracker. Connects to an external resistor divider (or directly to OUT) to set the output voltage. Rated -1 V to 45 V absolute maximum; recommended 2 V to 18 V (SO PowerPAD). |
| 5 | ADJ | input | Reference / adjust input. Also serves as the enable in this package: a low signal (<0.7 V) disables the device, a high signal (≥2 V, SO PowerPAD) enables it. The reference voltage can be applied directly or through a divider; add a decoupling capacitor close to the pin. Recommended range 2 V to 18 V. |
| 6 | GND | power_in | Ground reference (second GND pin, tied to pin 3 internally). |
| 7 | NC | unconnected | No internal connection. |
| 8 | IN | power_in | Unregulated supply input. Recommended 4 V to 40 V (absolute max −40 V to 45 V, supports 45-V load dump and reverse polarity). Connect a bypass capacitor close to the pin to compensate for line influences. |
| 9 | PAD | passive | Exposed thermal pad. Connect to the GND pin/plane for best thermal performance, or leave floating (per the datasheet, connect to GND or leave floating). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
TPS7B4253QDDARQ1TPS7B4253QDDARQ1PWPRTPS7B4253QDDARQ1PWPRQ1
CAD (KiCad official)
- Symbol:
TPS7B4253QDDARQ1 - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
99574acc751879ee, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).