Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS65251RHAR

Texas Instruments · DC-DC Converters · VQFN-40-EP(6x6)

TPS65251RHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RLIM3 input Current limit setting for Buck 3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
2 SS3 passive Soft-start pin for Buck 3. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
3 COMP3 output Compensation for Buck 3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
4 FB3 input Feedback input for Buck 3. Connect a divider set to 0.8 V from the output of the converter to ground.
5 SYNC input Synchronous clock input. If there is a sync clock in the system, connect to the pin. When not used connect to GND.
6 ROSC input Oscillator set. This resistor sets the frequency of internal autonomous clock. If external synchronization is used resistor should be fitted and set to about 70% of external clock frequency.
7 FB1 input Feedback pin for Buck 1. Connect a divider set to 0.8 V from the output of the converter to ground.
8 COMP1 output Compensation pin for Buck 1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
9 SS1 passive Soft-start pin for Buck 1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
10 RLIM1 input Current limit setting pin for Buck 1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
11 EN1 input Enable pin for Buck 1. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3V will allow for automatic enable. For a delayed start-up add a small ceramic capacitor to this pin to ground.
12 BST1 passive Bootstrap capacitor for Buck 1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
13 VIN1 power_in Input supply for Buck 1. Fit a 10-µF ceramic capacitor close to this pin. 4.5 V to 18 V operating range.
14 LX1 output Switching node for Buck 1. Connect to the output inductor. Pins 14 and 15 are internally tied.
15 LX1 output Switching node for Buck 1. Connect to the output inductor. Pins 14 and 15 are internally tied.
16 LX2 output Switching node for Buck 2. Connect to the output inductor. Pins 16 and 17 are internally tied.
17 LX2 output Switching node for Buck 2. Connect to the output inductor. Pins 16 and 17 are internally tied.
18 VIN2 power_in Input supply for Buck 2. Fit a 10-µF ceramic capacitor close to this pin. 4.5 V to 18 V operating range.
19 BST2 passive Bootstrap capacitor for Buck 2. Fit a 47-nF ceramic capacitor from this pin to the switching node.
20 EN2 input Enable pin for Buck 2. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3V will allow for automatic enable. For a delayed start-up add a small ceramic capacitor to this pin to ground.
21 RLIM2 input Current limit setting pin for Buck 2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
22 SS2 passive Soft-start pin for Buck 2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
23 COMP2 output Compensation pin for Buck 2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
24 FB2 input Feedback input for Buck 2. Connect a divider set to 0.8 V from the output of the converter to ground.
25 LOW_P input Low-power operation mode (active high) input for TPS65251. Tie to V3V to enable pulse-skipping mode (PSM) for improved light-load efficiency.
26 GND power_in Ground pin. Connect all GND pins and the power pad together.
27 PGOOD output Powergood. Open-drain output asserted after all converters are sequenced and within regulation. Polarity is factory selectable (active high default).
28 V7V power_out Internal supply. Connect a 10-µF ceramic capacitor from this pin to ground.
29 V3V power_out Internal 3.3-V supply. Connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
30 AGND power_in Analog ground. Connect all GND pins and the power pad together.
31 GND power_in Ground pin. Connect all GND pins and the power pad together.
32 VIN power_in Input supply. 4.5 V to 18 V operating range.
33 VIN power_in Input supply. 4.5 V to 18 V operating range.
34 VIN power_in Input supply. 4.5 V to 18 V operating range.
35 GND power_in Ground pin. Connect all GND pins and the power pad together.
36 LX3 output Switching node for Buck 3. Connect to the output inductor. Pins 36 and 37 are internally tied.
37 LX3 output Switching node for Buck 3. Connect to the output inductor. Pins 36 and 37 are internally tied.
38 VIN3 power_in Input supply for Buck 3. Fit a 10-µF ceramic capacitor close to this pin. 4.5 V to 18 V operating range.
39 BST3 passive Bootstrap capacitor for Buck 3. Fit a 47-nF ceramic capacitor from this pin to the switching node.
40 EN3 input Enable pin for Buck 3. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3V will allow for automatic enable. For a delayed start-up add a small ceramic capacitor to this pin to ground.
PAD PAD power_in Exposed thermal power pad. Connect to ground. Provides the primary thermal path for the package.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-40-EP(6x6)
Category PMIC
Pins 41

Ordering variants

Same part, different packaging or reel option.

  • TPS65251RHAR
  • TPS65251RHARRHAT

CAD (KiCad official)

  • Symbol: TPS65251RHAR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm
  • 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tps65251rhar.step 538 KB You want the bare part, or you mark your own boards.
tps65251rhar-etched.step 3.1 MB You want the part with TPS65251RHAR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 799 faces against 314 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (35 pp, sha256 da1006fcecc18a3f, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF