component
TPS54531DDAR
Public Unreviewedby Ray
Texas Instruments DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTPS54531DDAR
Texas Instruments · DC-DC Converters · SOIC-8-EP
TPS54531DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | passive | Bootstrap capacitor connection for the high-side MOSFET gate drive. A 0.1-µF capacitor is required between BOOT and PH. If the BOOT voltage falls below the minimum requirement, the high-side MOSFET is forced off until the capacitor is refreshed. Absolute max BOOT-PH = 8 V. |
| 2 | VIN | power_in | Input supply voltage pin, 3.5 V to 28 V operating range (absolute max 30 V). Provides power to the internal high-side MOSFET and control circuitry. Requires local input decoupling. |
| 3 | EN | input | Enable pin. Pull below 1.25 V to disable the device; float to enable (internal pull-up). Programmable input undervoltage lockout can be set with two external resistors from VIN. Absolute max 6 V. |
| 4 | SS | passive | Slow-start pin. An external capacitor to GND sets the output voltage rise time; typical charge current is 2 µA at V(SS) = 0.4 V. Limits inrush current at startup. |
| 5 | VSENSE | input | Inverting input of the transconductance (gm) error amplifier. Connect to the feedback resistor divider from VOUT to set the output voltage; internal 0.8-V reference. Absolute max 3 V. |
| 6 | COMP | output | Error-amplifier output and input to the PWM comparator. Connect the frequency compensation network (R/C) between COMP and GND. Absolute max 3 V. |
| 7 | GND | power_in | Device ground return. Must be connected to the exposed PowerPAD for proper thermal and electrical operation. |
| 8 | PH | output | Switch node - source of the internal high-side power MOSFET. Connects to the external inductor and the freewheeling Schottky diode. Rated -0.6 V to 30 V (10-ns transient to -5 V). |
| 9 | PowerPAD | power_in | Exposed thermal pad on the package underside. Must be connected to the GND pin/plane for proper electrical operation and to improve thermal performance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
TPS54531DDAR
CAD (KiCad official)
- Symbol:
TPS54531DDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (32 pp, sha256
fc272e1c1b965d76, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).