component
TPS54229DDAR
Public Unreviewedby Ray
Texas Instruments DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTPS54229DDAR
Texas Instruments · DC-DC Converters · SOIC-8-EP
TPS54229DDAR from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VBST | power_in | Bootstrap supply input for the high-side FET gate drive. Connect a 0.1 µF capacitor between VBST and SW. An internal diode is connected between VREG5 and VBST. Absolute max 26 V (28 V for 10 ns transient); max 6.5 V vs SW. |
| 2 | VIN | power_in | Input voltage supply pin. Operating range 4.5 V to 18 V (absolute max 20 V). Bypass locally with a low-ESR ceramic capacitor to GND. |
| 3 | SW | power_out | Switch node - connection between the internal high-side NFET and low-side NFET. Connect to the output inductor. Operating range -1.8 V to 18 V (absolute max -2 V to 20 V; -3 V to 22 V for 10 ns transient). |
| 4 | GND | power_in | Power ground return for the switching circuit. Return sensitive SS and VFB nodes to GND at a single point. Must be tied to the exposed thermal pad. |
| 5 | VFB | input | Converter feedback input. Connect to the output through a resistor divider that sets Vout via the 0.765 V (typ) internal reference (V_FBTH = 749-781 mV). Input range -0.1 V to 5.5 V. |
| 6 | VREG5 | power_out | 5.5 V internal LDO output used for internal bias and gate drive. Decouple with a ~0.47 µF ceramic capacitor to GND. Output is disabled when EN is low. Max source current 60 mA (IVREG5 rated 0-10 mA externally). |
| 7 | EN | input | Enable input, active high. V_ENH ≥ 1.6 V enables the device; V_ENL ≤ 0.6 V disables it. Internal pull-down resistance to GND ~440 kΩ (220-880 kΩ). Absolute max 20 V. |
| 8 | SS | passive | Soft-start control. Connect an external capacitor to GND to program the soft-start ramp; charged by ISSC ≈ 6.0 µA (4.2-7.8 µA), discharged by ISSD ≈ 0.2 mA at 0.5 V during shutdown. Input range -0.1 V to 5.7 V. |
| 9 | PwPd | power_in | Exposed thermal pad on the underside of the package. Must be soldered to the PCB for proper thermal dissipation and must be connected to GND. Voltage from GND to thermal pad is limited to ±0.2 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
TPS54229DDAR
CAD (KiCad official)
- Symbol:
TPS54229DDAR - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (28 pp, sha256
e51079d2c9b40035, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).