Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS54040ADGQR

Texas Instruments · DC-DC Converters · MSOP-10-EP

TPS54040ADGQR from Texas Instruments, in a MSOP-10-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT output Bootstrap capacitor node for the internal high-side MOSFET gate driver. A bootstrap capacitor is required between BOOT and PH; if the voltage on this capacitor falls below the minimum required by the output device, switching is inhibited until the capacitor is refreshed. Abs-max BOOT-PH = 8 V.
2 VIN power_in Input supply voltage, 3.5 V to 42 V. Provides power to the internal high-side MOSFET and control circuitry.
3 EN input Enable pin with internal pull-up current source. Pull below 1.2 V to disable, float to enable. Can be driven with a resistor divider to adjust the input undervoltage lockout threshold. Enable threshold ~1.25 V typ.
4 SS/TR input Slow-start and tracking pin. An external capacitor connected to this pin sets the output rise time. Because the voltage on this pin overrides the internal reference, it can be used for tracking and sequencing.
5 RT/CLK bidirectional Resistor timing and external clock input. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, the pin becomes a synchronization input and the internal amplifier is disabled; if clocking stops, the amplifier is re-enabled and the mode returns to resistor-set operation.
6 PWRGD output Open-drain power-good output. Asserts low when the output voltage is out of the 94%-107% window due to thermal shutdown, dropout, over-voltage, or EN shutdown. Requires an external pull-up.
7 VSENSE input Inverting input of the transconductance (gm) error amplifier. Connect to the feedback divider from VOUT; regulates to the 0.8 V internal reference.
8 COMP output Error amplifier output and input to the output switch current comparator. Connect frequency compensation components (R/C network) to this pin.
9 GND power_in Device ground. Must be tied to the exposed thermal pad on the PCB.
10 PH power_out Switch node - source of the internal high-side power MOSFET. Connect to the output inductor and the catch (freewheel) Schottky diode. Abs-max −0.6 V to 47 V (−2 V for 10-ns transients).
11 Thermal Pad passive Exposed thermal pad on the package bottom. Must be electrically connected to GND on the PCB and to a copper thermal plane for proper operation and heat dissipation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10-EP
Category PMIC
Pins 11

Ordering variants

Same part, different packaging or reel option.

  • TPS54040ADGQR
  • TPS54040ADGQRDGQT
  • TPS54040ADGQRDRCR
  • TPS54040ADGQRDRCT

CAD (KiCad official)

  • Symbol: TPS54040ADGQR
  • Footprint: Package_SO:MSOP-10-1EP_3x3mm_P0.5mm_EP1.68x1.88mm
  • 3D model: MSOP-10-EP (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (54 pp, sha256 810edee6e274dfff, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF