Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS43060RTER

Texas Instruments · DC-DC Converters · WQFN-16-EP(3x3)

TPS43060RTER from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RT/CLK input Resistor timing and external clock input. An external resistor from this pin to AGND programs the switching frequency between 50 kHz and 1 MHz. Driving the pin with an external clock (300 kHz to 1 MHz) synchronizes the switching frequency.
2 SS input Soft-start programming pin. A capacitor between SS and AGND sets the soft-start time.
3 COMP output Output of the internal transconductance error amplifier. The feedback-loop compensation network is connected from this pin to AGND.
4 FB input Error amplifier input and feedback pin for voltage regulation. Connect to the center tap of a resistor divider that sets the output voltage. Reference is 1.22 V typical.
5 ISNS- input Inductor current sense comparator inverting input. Normally connected to the inductor side of the current sense resistor. Pin current typ 70 uA.
6 ISNS+ input Inductor current sense comparator non-inverting input. Normally connected to the VIN side of the current sense resistor. Pin current typ 70 uA.
7 VIN power_in Input supply pin to the IC. Connect to a supply voltage between 4.5 V and 38 V (40 V absolute max). The voltage on VIN may differ from the boost power-stage input at ISNS+/ISNS-.
8 LDRV output Low-side gate driver output. Connect to the gate of the low-side N-channel MOSFET. When VIN bias is removed, an internal 200-kOhm resistor pulls LDRV to PGND.
9 PGND power_in Power ground of the IC. Connect to the source of the low-side MOSFET. PGND should be connected to AGND via a single point on the PCB.
10 VCC power_out Output of an internal LDO and power supply for internal control circuits and gate drivers. VCC is typically 7.5 V for TPS43060 (5.5 V for TPS43061). Connect a low-ESR ceramic capacitor (0.47 to 10 uF) from VCC to PGND. Max output current 50 mA.
11 BOOT passive Bootstrap capacitor node for the high-side MOSFET gate driver. Connect the bootstrap capacitor from BOOT to SW. For TPS43060, also connect a bootstrap diode from VCC to BOOT (TPS43061 integrates this diode).
12 SW input Switching node of the boost converter. Connect to the junction of the drain of the low-side MOSFET, the source of the high-side synchronous MOSFET, and the inductor. Rated to 60 V DC (-2 V transient).
13 HDRV output High-side gate driver output. Connect to the gate of the high-side synchronous rectifier MOSFET. When VIN bias is removed, this pin is connected to SW through an internal 200-kOhm resistor.
14 PGOOD output Power good indicator, open-drain output. TI recommends a 10-kOhm pullup resistor between PGOOD and VCC or an external logic supply pin.
15 EN input Enable pin with internal pullup current source (~1.8 uA). Floating enables the IC. Pull below 1.2 V for low-current standby; pull below 0.4 V for shutdown. Can implement adjustable UVLO using two resistors.
16 AGND power_in Analog signal ground of the IC. AGND should be connected to PGND at a single point on the PCB.
17 PowerPAD power_in Exposed thermal pad on the package underside. Must be connected to AGND. Use thermal vias to an internal ground plane for improved power dissipation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category PMIC
Pins 17

Ordering variants

Same part, different packaging or reel option.

  • TPS43060RTER
  • TPS43060RTERRTET

CAD (KiCad official)

  • Symbol: TPS43060RTER
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tps43060rter.step 190 KB You want the bare part, or you mark your own boards.
tps43060rter-etched.step 2.5 MB You want the part with TPS43060RTER already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 627 faces against 110 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 f62cab96ffe6ba91, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF