component

TPS3808G09DBVR

Public Unreviewed

by Ray

Texas Instruments Supervisor and Reset ICs, SOT-23-6. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmictps3808g09dbvr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS3808G09DBVR

Texas Instruments · Supervisor and Reset ICs · SOT-23-6

TPS3808G09DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Active-low, open-drain RESET output. Driven low when SENSE < VIT (0.84 V for G09) or when MR is low, and remains asserted for the CT-programmed delay after both conditions clear. Requires an external 10 kΩ-1 MΩ pull-up (may be tied above VDD). Leakage ≤ 300 nA when not asserted.
2 GND power_in Device ground reference.
3 MR input Active-low manual reset input. Driving MR low asserts RESET. Internally tied to VDD through a 90 kΩ (70 kΩ min) pull-up, so the pin may be left open when unused. Logic thresholds: VIL ≤ 0.3 V, VIH ≥ 0.7·VDD.
4 CT passive Reset-delay programming pin. Leaving CT open gives ~20 ms delay; tying CT to VDD through a 40 kΩ-200 kΩ resistor gives ~300 ms; a ground-referenced capacitor ≥ 100 pF sets a user-programmable delay from 1.25 ms to 10 s. Absolute range: −0.3 V to VDD + 0.3 V.
5 SENSE input Voltage-monitor input. Connect directly to the rail being supervised; RESET is asserted whenever SENSE falls below the fixed threshold VIT (0.84 V nominal for G09, ±0.5% typ). Input current ≈ 1.7 µA at VSENSE = 6.5 V. Absolute range: −0.3 V to 7 V.
6 VDD power_in Supply voltage input, 1.7 V to 6.5 V operating range (1.65 V min at 0-85 °C). Typical IDD is 2.4 µA at 3.3 V. Place a 0.1 µF ceramic decoupling capacitor close to this pin. Absolute maximum: 7.0 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category PMIC
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • TPS3808G09DBVR
  • TPS3808G09DBVRDBVT
  • TPS3808G09DBVRDRVR
  • TPS3808G09DBVRDRVT

CAD (KiCad official)

  • Symbol: TPS3808G09DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 50d26997ddef58bc, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF