component
TPS3307-18DR
Public Unreviewedby Ray
Texas Instruments Supervisor and Reset ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTPS3307-18DR
Texas Instruments · Supervisor and Reset ICs · SOIC-8
TPS3307-18DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SENSE1 | input | Sense voltage input 1. Nominal supervised voltage 3.3 V with typical threshold VIT1 = 2.93 V for the -18 option. Compared internally against the 1.25 V bandgap through an internal resistor divider. |
| 2 | SENSE2 | input | Sense voltage input 2. Nominal supervised voltage 1.8 V with typical threshold VIT2 = 1.68 V for the -18 option. Compared internally against the 1.25 V bandgap through an internal resistor divider. |
| 3 | SENSE3 | input | Sense voltage input 3, user-defined. Compared directly to the internal 1.25 V reference (typical VIT3 = 1.25 V); use an external resistor divider to monitor any rail > 1.25 V. |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | /RESET | output | Active-low reset output. Asserted low whenever any SENSEn is below its threshold VIT-, when /MR is pulled low, or during power-up while VDD < ~1.1 V; releases high after all SENSEn rise above VIT+ plus the 200 ms internal delay td. |
| 6 | RESET | output | Active-high reset output. Complementary to /RESET: high during reset condition, low when the supervised rails are healthy and the 200 ms delay has elapsed. |
| 7 | /MR | input | Manual reset input, active low. Internally pulled up to VDD through ~14 kΩ; driving it low forces /RESET low (and RESET high). VIH = 0.7 x VDD, VIL = 0.3 x VDD. |
| 8 | VDD | power_in | Supply voltage input. Recommended operating range 2 V to 6 V (absolute max 7 V). Typical supply current 40 µA. /RESET is guaranteed valid for VDD >= 1.1 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
TPS3307-18DRDTPS3307-18DRTPS3307-18DRDGNTPS3307-18DRDGNRTPS3307-18DRY
CAD (KiCad official)
- Symbol:
TPS3307-18DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
6117343b5f66bac3, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).